

Quad buffer (3-State)

54ABT125

FEATURES

- Quad bus interface
- 3-State buffers
- Output capability: +48mA/-24mA
- Latch-up protection exceeds 500mA per Jedec JC40.2 Std 17

- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The 54ABT125 high-performance BiCMOS device combines low static and dynamic

power dissipation with high speed and high output drive.

The 54ABT125 device is a quad buffer that is ideal for driving bus lines. The device features four Output Enables ($\overline{OE}0$, $\overline{OE}1$, $\overline{OE}2$, $\overline{OE}3$), each controlling one of the 3-State outputs.

ORDERING INFORMATION

DESCRIPTION	ORDER CODE	PACKAGE DESIGNATOR*
14-pin Ceramic DIP	54ABT125/BLA	GDIP1-T14
20-pin Ceramic LLCC	54ABT125/B2A	CQCC2-N20

* MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

FUNCTION TABLE

INPUTS		OUTPUT
$\overline{OE}n$	A_n	Y_n
L	L	L
L	H	H
H	X	Z

H = High voltage level

L = Low voltage level


X = Don't care

Z = High impedance "off" state


PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
2, 5, 9, 12	$A0 - A3$	Data inputs
3, 6, 8, 11	$Y0 - Y3$	Data outputs
1, 4, 10, 13	$\overline{OE}0 - \overline{OE}3$	Output enable inputs (active-Low)
7	GND	Ground (0V)
14	V_{CC}	Positive supply voltage


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



7110826 0085344 646

March 18, 1993


549

853-1695 09290

Quad buffer (3-State)

54ABT125

LLCC LEAD CONFIGURATION



ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		−0.5 to +7.0	V
I _{IK}	DC input diode current	V _I < 0	−18	mA
V _I	DC input voltage ³		−1.2 to +7.0	V
I _{OK}	DC output diode current	V _O < 0	−50	mA
V _{OUT}	DC output voltage ³	output in Off or High state	−0.5 to +5.5	V
I _{OUT}	DC output current	output in Low state	96	mA
T _{stg}	Storage temperature range		−65 to 150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V _{CC}	DC supply voltage	4.5	5.5	V
V _I	Input voltage	0	V _{CC}	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Input voltage		0.8	V
I _{OH}	High-level output current		−24	mA
I _{OL}	Low-level output current		48	mA
Δt/Δv	Input transition nse or fall rate	0	5	ns/V
T _{amb}	Operating free-air temperature range	−55	+125	°C

7110826 0085345 582

March 18, 1993

Quad buffer (3-State)

54ABT125

DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = \text{MAX}$, $V_I = V_{IL}$ or V_{IH} , unless otherwise noted.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			T _{amb} = -55 to +125°C			
			MIN	TYP ⁷	MAX	
V _{IK}	Input clamp voltage	V _{CC} = 4.5V; I _{IK} = -18mA		-0.9	-1.2	V
V _{OH}	High-level output voltage	V _{CC} = 4.5V; I _{OH} = -3mA	2.5	2.9		V
		V _{CC} = 5.0V; I _{OH} = -3mA	3.0	3.4		V
		V _{CC} = 4.5V; I _{OH} = -24mA	2.0	2.7		V
V _{OL}	Low-level output voltage	V _{CC} = 4.5V; I _{OL} = 48mA		0.37	0.55	V
I _I	Input leakage current	V _I = GND or 5.5V		±0.01	±1.0	μA
I _{OZH} ⁶	3-State output High current	V _O = 2.7V; V _I = V _{IL} or 3.0V		0.1	10	μA
I _{OZL} ⁶	3-State output Low current	V _O = 0.5V; V _I = V _{IL} or 3.0V		-0.1	-10	μA
I _O	Output current ⁴	V _O = 2.5V, V _I = GND or V _{CC}	-50	-100	-180	mA
I _{OFF}	Power off leakage current	V _{CC} = 0V, V _I or V _O ≤ 4.5V, T _A = 25°C only	-100	0.05	100	μA
I _{CEX}	Output High leakage current	V _{CC} = 5.5V, V _O = 5.5V		0.1	50	μA
I _{CCH}	Quiescent supply current	Outputs High, V _I = GND or V _{CC}		50	250	μA
I _{CCL}		Outputs Low, V _I = GND or V _{CC}		12	15	mA
I _{CCZ}		Outputs 3-State; V _I = GND or V _{CC}		50	250	μA
ΔI _{CC}	Additional supply current per input pin ⁵	Outputs 3-State, one input at 3.4V, other inputs at V _{CC} or GND; V _{CC} = 5.5V		0.5	1.5	mA

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C .
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- This is the increase in supply current for each input at 3.4V .
- To accommodate ATE tester limitations, I_{OZ} tests are tested with $V_{IH} = 3.0\text{V}$ but 2.0V V_{IH} is guaranteed.
- All typical values are at $T_{\text{amb}} = 25^\circ\text{C}$.

AC CHARACTERISTICS

 $\text{GND} = 0\text{V}$, $t_R = t_F = 2.5\text{ns}$; $C_L = 50\text{pF}$, $R_L = 500\Omega$

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT
			T _{amb} = +25°C V _{CC} = +5.0V			T _{amb} = -55°C to +125°C V _{CC} = +5.0V ±10%		
			MIN	TYP	MAX	MIN	MAX	
t _{PLH} t _{PHL}	Propagation delay An to Yn	1	1.0 1.0	2.9 2.5	4.1 4.6	1.0 1.0	4.6 4.9	ns
t _{PZH} t _{PZL}	Output enable time to High and Low level	2	1.0 1.0	2.9 2.5	4.2 6.2	1.0 1.0	5.1 6.8	ns
t _{PHZ} t _{PLZ}	Output disable time from High and Low level	2	1.0 1.5	3.8 3.5	5.4 5.0	1.0 1.5	6.2 5.5	ns

7110826 0085346 419


March 18, 1993

551


Quad buffer (3-State)

54ABT125

AC WAVEFORMS


 $V_M = 1.5V$, $V_{IN} = GND$ to $3.0V$ 

Waveform 1. Waveforms Showing the Input (An) to Output (Yn) Propagation Delays



Waveform 2. Waveforms Showing the 3-State Output Enable and Disable Times

TEST CIRCUIT AND WAVEFORMS




Test Circuit for 3-State Outputs

SWITCH POSITION

TEST	SWITCH
t_{PLZ}	closed
t_{PZH}	closed
All other	open

DEFINITIONS

 R_L = Load resistor; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value. R_T = Termination resistance should be equal to Z_{OUT} of pulse generators. $V_M = 1.5V$
Input Pulse Definition

INPUT PULSE REQUIREMENTS

Amplitude	Rep. Rate	t_W	t_R	t_F
3.0V	1MHz	500ns	2.5ns	2.5ns

7110826 0085347 355

March 18, 1993

552