

## 8M x 72 DRAM MODULE

### Features

- 168 Pin JEDEC Standard, 8 Byte Dual In-line Memory Module
- 8Mx72 Extended Data Out Mode DIMM
- Performance:

|           |                          |       |
|-----------|--------------------------|-------|
|           |                          | -60   |
| $t_{RAC}$ | RAS Access Time          | 60ns  |
| $t_{CAC}$ | CAS Access Time          | 20ns  |
| $t_{AA}$  | Access Time From Address | 35ns  |
| $t_{RC}$  | Cycle Time               | 104ns |
| $t_{HPC}$ | EDO Mode Cycle Time      | 25ns  |

- All inputs and outputs are LVTTTL compatible
- Single 3.3V,  $\pm 0.3V$  Power Supply
- Au contacts

- Optimized for ECC applications
- System Performance Benefits:
  - Buffered inputs (except  $\overline{RAS}$ , Data)
  - Reduced noise (32  $V_{SS}/V_{CC}$  pins)
  - Buffered PDs
- Extended Data Out (EDO) Mode, Read-Modify-Write Cycles
- Refresh Modes:  $\overline{RAS}$ -Only, CBR and Hidden Refresh
- 4096 refresh cycles distributed across 64ms
- 12/11 addressing (Row/Column)
- Card size: 5.25" x 1.2" x 0.157"
- DRAMS in TSOP Package

### Description


IBM11M8735HB is an industry standard 168-pin 8-byte Dual In-line Memory Module (DIMM) which is organized as an 8Mx72 high speed memory array, designed with EDO DRAMs for ECC applications. The DIMM uses 9 8Mx8 DRAMs in TSOP packages. The use of EDO DRAMs allows for a reduction in cycle time from 40ns (Fast Page) to 25ns for 60ns DRAM Modules.

Improved system performance is provided by the on-DIMM buffering of selected input signals. The specified timings include all buffer, net and skew delays, which simplifies the memory subsystem design analysis. The data and  $\overline{RAS}$  signals are not buffered, which preserves the DRAM access specification of 60ns.

Presence Detect (PD) and Identification Detect (ID) bits provide information about the DIMM density, addressing, performance and features. PD bits can be dotted at the system level and activated for each DIMM position using the PD enable (PDE) signal. ID bits also allow detection of card features, and may be dot-or'd at the system level to provide information for the entire DIMM bank. For example, the system will determine that ECC DIMMs are installed if PD8 is low (0). ID0 need not be sensed since both x72 and x80 ECC DIMMs will function in a x72 bank.

All IBM 168-pin DIMMs provide a high performance, flexible 8-byte interface in a 5.25" long space-saving footprint. Related products are the x64 and x72 parity (5V) DIMMs and ECC DIMMs (5V and 3.3V).

### Card Outline



## 8M x 72 DRAM MODULE

## Pin Description

|                                    |                                  |
|------------------------------------|----------------------------------|
| $\overline{RAS}0, \overline{RAS}2$ | Row Address Strobe               |
| $\overline{CAS}0, \overline{CAS}4$ | Column Address Strobe (Buffered) |
| $\overline{WE}0, \overline{WE}2$   | Read/write Input (Buffered)      |
| $\overline{OE}0, \overline{OE}2$   | Output Enable (Buffered)         |
| A0, B0, A1 - A11                   | Address Inputs (Buffered)        |
| DQx                                | Data Input/Output                |
| V <sub>CC</sub>                    | Power (+3.3V)                    |
| V <sub>SS</sub>                    | Ground                           |
| NC                                 | No Connect                       |
| PD1 - PD8                          | Presence Detects (Buffered)      |
| $\overline{PDE}$                   | Presence Detect Enable           |
| ID0 - ID1                          | ID Bits                          |

## Pinout


| Pin# | Front Side        | Pin# | Back Side       | Pin# | Front Side        | Pin# | Back Side        |
|------|-------------------|------|-----------------|------|-------------------|------|------------------|
| 1    | V <sub>SS</sub>   | 85   | V <sub>SS</sub> | 43   | V <sub>SS</sub>   | 127  | V <sub>SS</sub>  |
| 2    | DQ0               | 86   | DQ36            | 44   | $\overline{OE}2$  | 128  | NC               |
| 3    | DQ1               | 87   | DQ37            | 45   | $\overline{RAS}2$ | 129  | NC               |
| 4    | DQ2               | 88   | DQ38            | 46   | $\overline{CAS}4$ | 130  | NC               |
| 5    | DQ3               | 89   | DQ39            | 47   | NC                | 131  | NC               |
| 6    | V <sub>CC</sub>   | 90   | V <sub>CC</sub> | 48   | $\overline{WE}2$  | 132  | $\overline{PDE}$ |
| 7    | DQ4               | 91   | DQ40            | 49   | V <sub>CC</sub>   | 133  | V <sub>CC</sub>  |
| 8    | DQ5               | 92   | DQ41            | 50   | NC                | 134  | NC               |
| 9    | DQ6               | 93   | DQ42            | 51   | NC                | 135  | NC               |
| 10   | DQ7               | 94   | DQ43            | 52   | DQ18              | 136  | DQ54             |
| 11   | DQ8               | 95   | DQ44            | 53   | DQ19              | 137  | DQ55             |
| 12   | V <sub>SS</sub>   | 96   | V <sub>SS</sub> | 54   | V <sub>SS</sub>   | 138  | V <sub>SS</sub>  |
| 13   | DQ9               | 97   | DQ45            | 55   | DQ20              | 139  | DQ56             |
| 14   | DQ10              | 98   | DQ46            | 56   | DQ21              | 140  | DQ57             |
| 15   | DQ11              | 99   | DQ47            | 57   | DQ22              | 141  | DQ58             |
| 16   | DQ12              | 100  | DQ48            | 58   | DQ23              | 142  | DQ59             |
| 17   | DQ13              | 101  | DQ49            | 59   | V <sub>CC</sub>   | 143  | V <sub>CC</sub>  |
| 18   | V <sub>CC</sub>   | 102  | V <sub>CC</sub> | 60   | DQ24              | 144  | DQ60             |
| 19   | DQ14              | 103  | DQ50            | 61   | NC                | 145  | NC               |
| 20   | DQ15              | 104  | DQ51            | 62   | NC                | 146  | NC               |
| 21   | DQ16              | 105  | DQ52            | 63   | NC                | 147  | NC               |
| 22   | DQ17              | 106  | DQ53            | 64   | NC                | 148  | NC               |
| 23   | V <sub>SS</sub>   | 107  | V <sub>SS</sub> | 65   | DQ25              | 149  | DQ61             |
| 24   | NC                | 108  | NC              | 66   | DQ26              | 150  | DQ62             |
| 25   | NC                | 109  | NC              | 67   | DQ27              | 151  | DQ63             |
| 26   | V <sub>CC</sub>   | 110  | V <sub>CC</sub> | 68   | V <sub>SS</sub>   | 152  | V <sub>SS</sub>  |
| 27   | $\overline{WE}0$  | 111  | NC              | 69   | DQ28              | 153  | DQ64             |
| 28   | $\overline{CAS}0$ | 112  | NC              | 70   | DQ29              | 154  | DQ65             |
| 29   | NC                | 113  | NC              | 71   | DQ30              | 155  | DQ66             |
| 30   | $\overline{RAS}0$ | 114  | NC              | 72   | DQ31              | 156  | DQ67             |
| 31   | $\overline{OE}0$  | 115  | NC              | 73   | V <sub>CC</sub>   | 157  | V <sub>CC</sub>  |
| 32   | V <sub>SS</sub>   | 116  | V <sub>SS</sub> | 74   | DQ32              | 158  | DQ68             |
| 33   | A0                | 117  | A1              | 75   | DQ33              | 159  | DQ69             |
| 34   | A2                | 118  | A3              | 76   | DQ34              | 160  | DQ70             |
| 35   | A4                | 119  | A5              | 77   | DQ35              | 161  | DQ71             |
| 36   | A6                | 120  | A7              | 78   | V <sub>SS</sub>   | 162  | V <sub>SS</sub>  |
| 37   | A8                | 121  | A9              | 79   | PD1               | 163  | PD2              |
| 38   | A10               | 122  | A11             | 80   | PD3               | 164  | PD4              |
| 39   | NC                | 123  | NC              | 81   | PD5               | 165  | PD6              |
| 40   | V <sub>CC</sub>   | 124  | V <sub>CC</sub> | 82   | PD7               | 166  | PD8              |
| 41   | NC                | 125  | NC              | 83   | ID0               | 167  | ID1              |
| 42   | NC                | 126  | B0              | 84   | V <sub>CC</sub>   | 168  | V <sub>CC</sub>  |

Note: All pin assignments are consistent for all 8 Byte versions.

## Ordering Information

| Part Number     | Organization | Speed | Addr. | Leads | Dimension          | Power |
|-----------------|--------------|-------|-------|-------|--------------------|-------|
| IBM11M8730HB-60 | 8Mx72        | 60ns  | 12/11 | Au    | 5.25"x1.2"x 0.157" | 3.3V  |

## Block Diagram



## 8M x 72 DRAM MODULE

## Truth Table

| Function                                                         | $\overline{\text{RAS}}$ | $\overline{\text{CAS}}$ | WE  | $\overline{\text{OE}}$ | Row Address | Column Address | PDE | DQx                              |          |
|------------------------------------------------------------------|-------------------------|-------------------------|-----|------------------------|-------------|----------------|-----|----------------------------------|----------|
| Standby                                                          | H                       | H→X                     | X   | X                      | X           | X              | X   | High Impedance                   |          |
| Read                                                             | L                       | L                       | H   | L                      | Row         | Col            | X   | Valid Data Out                   |          |
| Early-Write                                                      | L                       | L                       | L   | X                      | Row         | Col            | X   | Valid Data In                    |          |
| Late-Write                                                       | L                       | L                       | H→L | H                      | Row         | Col            | X   | Valid Data In                    |          |
| RMW                                                              | L                       | L                       | H→L | L→H                    | Row         | Col            | X   | Valid Data Out,<br>Valid Data In |          |
| EDO Page Mode - Read<br>1st Cycle                                | L                       | H→L                     | H   | L                      | Row         | Col            | X   | Valid Data Out                   |          |
| Subsequent Cycles                                                | L                       | H→L                     | H   | L                      | N/A         | Col            | X   | Valid Data Out                   |          |
| EDO Page Mode - Write<br>1st Cycle                               | L                       | H→L                     | L   | X                      | Row         | Col            | X   | Valid Data In                    |          |
| Subsequent Cycles                                                | L                       | H→L                     | L   | X                      | N/A         | Col            | X   | Valid Data In                    |          |
| EDO Page Mode - RMW<br>1st Cycle                                 | L                       | H→L                     | H→L | L→H                    | Row         | Col            | X   | Valid Data Out,<br>Valid Data In |          |
| Subsequent Cycles                                                | L                       | H→L                     | H→L | L→H                    | N/A         | Col            | X   | Valid Data Out,<br>Valid Data In |          |
| $\overline{\text{RAS}}$ -Only Refresh                            | L                       | H                       | X   | X                      | Row         | N/A            | X   | High Impedance                   |          |
| $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh | H→L                     | L                       | H   | X                      | X           | X              | X   | High Impedance                   |          |
| Hidden Refresh                                                   | Read                    | L→H→L                   | L   | H                      | L           | Row            | Col | X                                | Data Out |
|                                                                  | Write                   | L→H→L                   | L   | H                      | X           | Row            | Col | X                                | Data In  |
| Read Presence Detects                                            | X                       | X                       | X   | X                      | X           | X              | L   | Not Affected<br>(PD Bits Valid)  |          |

## Presence Detect

| Pin                                                                                                                                                                                             | -60 |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| PD1 (PD1 - PD4: Addressing/Density)                                                                                                                                                             | 1   |
| PD2                                                                                                                                                                                             | 0   |
| PD3                                                                                                                                                                                             | 1   |
| PD4                                                                                                                                                                                             | 1   |
| PD5 (EDO Detection)                                                                                                                                                                             | 1   |
| PD6 (PD6 - PD7: Speed)                                                                                                                                                                          | 1   |
| PD7                                                                                                                                                                                             | 1   |
| PD8 (Parity/ECC Designator)                                                                                                                                                                     | 0   |
| ID0 (DIMM Type/Width)                                                                                                                                                                           | 0   |
| ID1 (Refresh Mode)                                                                                                                                                                              | 0   |
| 1. PD1-8 are buffered outputs (0 = driven to $V_{OL}$ , 1 = open)<br>2. ID0-1 are unbuffered outputs (0 = $V_{SS}$ , 1 = open)<br>3. PDE should be tied high or low at system level if not used |     |

# Absolute Maximum Ratings

| Symbol      | Parameter                         | Rating                              | Units | Notes |
|-------------|-----------------------------------|-------------------------------------|-------|-------|
| $V_{CC}$    | Power Supply Voltage              | -0.5 to +4.6                        | V     | 1     |
| $V_{IN}$    | Input Voltage                     | -0.5 to min ( $V_{CC} + 0.5$ , 4.6) | V     | 1     |
| $V_{OUT}$   | Output Voltage                    | -0.5 to min ( $V_{CC} + 0.5$ , 4.6) | V     | 1     |
| $T_{OPR}$   | Operating Temperature             | 0 to +70                            | °C    | 1     |
| $T_{STG}$   | Storage Temperature               | -55 to +125                         | °C    | 1     |
| $P_D$       | Power Dissipation                 | 4.2                                 | W     | 1     |
| $I_{OUT}$   | Short Circuit Output Current      | 50                                  | mA    | 1     |
| $I_{OUTPD}$ | Short Circuit Output Current (PD) | 60                                  | mA    | 1     |

- Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated is not implied. Exposure to absolute maximum rating condition for extended periods may affect reliability.

# Recommended DC Operating Conditions ( $T_A = 0$ to $70^{\circ}\text{C}$ )

| Symbol   | Parameter          | Min  | Typ | Max            | Units | Notes |
|----------|--------------------|------|-----|----------------|-------|-------|
| $V_{CC}$ | Supply Voltage     | 3.0  | 3.3 | 3.6            | V     | 1     |
| $V_{IH}$ | Input High Voltage | 2.0  | —   | $V_{CC} + 0.3$ | V     | 1, 2  |
| $V_{IL}$ | Input Low Voltage  | -0.3 | —   | 0.8            | V     | 1, 2  |

- All voltages referenced to  $V_{SS}$ .
- $V_{IH}$  may overshoot to  $V_{CC} + 1.2\text{V}$  for pulse widths of  $\leq 4.0\text{ns}$ . Additionally,  $V_{IL}$  may undershoot to  $-2.0\text{V}$  for pulse widths  $\leq 4.0\text{ns}$  (or  $-1.0\text{V}$  for  $\leq 8.0\text{ns}$ ). Pulse widths measured at 50% points with amplitude measured peak to DC reference.

# Capacitance ( $T_A = 0$ to $+70^{\circ}\text{C}$ , $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ )

| Symbol    | Parameter                                                                                       | Max | Units |
|-----------|-------------------------------------------------------------------------------------------------|-----|-------|
| $C_{I1}$  | Input Capacitance (A0, B0, A1-A11)                                                              | 13  | pF    |
| $C_{I2}$  | Input Capacitance ( $\overline{\text{RAS}}$ )                                                   | 40  | pF    |
| $C_{I3}$  | Input Capacitance ( $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$ ) | 13  | pF    |
| $C_{I4}$  | Input Capacitance (PDE)                                                                         | 18  | pF    |
| $C_{IO1}$ | Input/Output Capacitance (DQx)                                                                  | 15  | pF    |
| $C_{O1}$  | Output Capacitance (PD)                                                                         | 15  | pF    |
| $C_{O2}$  | Output Capacitance (ID)                                                                         | 5   | pF    |

## 8M x 72 DRAM MODULE

**DC Electrical Characteristics** ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ )

| Symbol     | Parameter                                                                                                                                                                                                                                                             | Min                             | Max | Units         | Notes         |
|------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------|-----|---------------|---------------|
| $I_{CC1}$  | Operating Current<br>Average Power Supply Operating Current<br>( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , Address Cycling: $t_{RC} = t_{RC \text{ min}}$ )                                                                                                 | -60                             | —   | 1170          | mA<br>1, 2, 3 |
| $I_{CC2}$  | Standby Current (TTL)<br>Power Supply Standby Current<br>( $\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{IH}$ )                                                                                                                                              | —                               | 18  | mA            |               |
| $I_{CC3}$  | $\overline{\text{RAS}}$ Only Refresh Current<br>Average Power Supply Current, $\overline{\text{RAS}}$ Only Mode<br>( $\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} \geq V_{IH}$ ; $t_{RC} = t_{RC \text{ min}}$ )                                           | -60                             | —   | 990           | mA<br>1, 3    |
| $I_{CC4}$  | EDO Page Mode Current<br>Average Power Supply Current, EDO Page Mode<br>( $\overline{\text{RAS}} \leq V_{IL}$ , $\overline{\text{CAS}}$ , Address Cycling: $t_{HPC} = t_{HPC \text{ min}}$ )                                                                          | -60                             | —   | 720           | mA<br>1, 2, 3 |
| $I_{CC5}$  | Standby Current (CMOS)<br>Power Supply Standby Current<br>( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2\text{V}$ )                                                                                                                                  | —                               | 9   | mA            |               |
| $I_{CC6}$  | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh Current<br>Average Power Supply Current, $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Mode<br>( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , Cycling: $t_{RC} = t_{RC \text{ min}}$ ) | -60                             | —   | 1080          | mA<br>1, 3    |
| $I_{I(L)}$ | Input Leakage Current<br>Input Leakage Current, any Input<br>( $0.0 \leq V_{IN} \leq (V_{CC} - 6.0\text{V})$ ), All Other Pins Not Under Test = 0V                                                                                                                    | All but $\overline{\text{RAS}}$ | -10 | +10           | $\mu\text{A}$ |
|            |                                                                                                                                                                                                                                                                       | $\overline{\text{RAS}}$         | -50 | +50           |               |
| $I_{O(L)}$ | Output Leakage Current<br>( $D_{OUT}$ is disabled, $0.0 \leq V_{OUT} \leq V_{CC}$ )                                                                                                                                                                                   | -2                              | +2  | $\mu\text{A}$ |               |
| $V_{OH}$   | Output High Level<br>Output "H" Level Voltage ( $I_{OUT} = -2\text{mA}$ @ $2.4\text{V}$ )                                                                                                                                                                             | 2.4                             | —   | V             |               |
| $V_{OL}$   | Output Low level<br>Output "L" Level Voltage ( $I_{OUT} = +2\text{mA}$ @ $0.4\text{V}$ )                                                                                                                                                                              | —                               | 0.4 | V             |               |

- $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC6}$  depend on cycle rate.
- $I_{CC1}$ ,  $I_{CC4}$  depend on output loading. Specified values are obtained with output open.
- Address can be changed once or less while  $\overline{\text{RAS}} = V_{IL}$ . In the case of  $I_{CC4}$ , it can be changed once or less when  $\overline{\text{CAS}} = V_{IH}$ .

# AC Characteristics ( $T_A = 0$ to $+70^{\circ}\text{C}$ , $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ )

- $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- An initial pause of  $200\mu\text{s}$  is required after power-up followed by 8  $\overline{\text{RAS}}$  only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles instead of 8  $\overline{\text{RAS}}$  only refresh cycles is required.
- The specified timings include buffer, loading and skew delay adders: 2ns minimum, 5ns maximum delay, no pulse shrinkage to the DRAM device timings. The data and  $\overline{\text{RAS}}$  signals are not buffered, which preserves the DRAMs access specification of 60ns.
- AC measurements assume  $t_T = 2\text{ns}$ .

## Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

| Symbol    | Parameter                                                         | -60 |      | Unit | Notes |
|-----------|-------------------------------------------------------------------|-----|------|------|-------|
|           |                                                                   | Min | Max  |      |       |
| $t_{RC}$  | Random Read or Write Cycle Time                                   | 104 | —    | ns   |       |
| $t_{RP}$  | $\overline{\text{RAS}}$ Precharge Time                            | 40  | —    | ns   |       |
| $t_{CP}$  | $\overline{\text{CAS}}$ Precharge Time                            | 10  | —    | ns   |       |
| $t_{RAS}$ | $\overline{\text{RAS}}$ Pulse Width                               | 60  | 100K | ns   |       |
| $t_{CAS}$ | $\overline{\text{CAS}}$ Pulse Width                               | 10  | 100K | ns   |       |
| $t_{ASR}$ | Row Address Setup Time                                            | 5   | —    | ns   |       |
| $t_{RAH}$ | Row Address Hold Time                                             | 8   | —    | ns   |       |
| $t_{ASC}$ | Column Address Setup Time                                         | 2   | —    | ns   |       |
| $t_{CAH}$ | Column Address Hold Time                                          | 10  | —    | ns   |       |
| $t_{RCD}$ | $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time     | 12  | 40   | ns   | 1     |
| $t_{RAD}$ | $\overline{\text{RAS}}$ to Column Address Delay Time              | 10  | 25   | ns   | 2     |
| $t_{RSH}$ | $\overline{\text{RAS}}$ Hold Time                                 | 15  | —    | ns   |       |
| $t_{CSH}$ | $\overline{\text{CAS}}$ Hold Time                                 | 48  | —    | ns   |       |
| $t_{CRP}$ | $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time | 10  | —    | ns   |       |
| $t_{ODD}$ | $\overline{\text{OE}}$ to $D_{IN}$ Delay Time                     | 20  | —    | ns   | 3     |
| $t_{DZO}$ | $\overline{\text{OE}}$ Delay Time from $D_{IN}$                   | -2  | —    | ns   | 4     |
| $t_{DZC}$ | $\overline{\text{CAS}}$ Delay Time from $D_{IN}$                  | -2  | —    | ns   | 4     |
| $t_T$     | Transition Time (Rise and Fall)                                   | 1   | 30   | ns   |       |

- Operation within the  $t_{RCD}(\text{max})$  limit ensures that  $t_{RAC}(\text{max})$  can be met. The  $t_{RCD}(\text{max})$  is specified as a reference point only: If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled by  $t_{CAC}$ .
- Operation within the  $t_{RAD}(\text{max})$  limit ensures that  $t_{RAC}(\text{max})$  can be met. The  $t_{RAD}(\text{max})$  is specified as a reference point only: If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled by  $t_{AA}$ .
- Either  $t_{CDD}$  or  $t_{ODD}$  must be satisfied.
- Either  $t_{DZC}$  or  $t_{DZO}$  must be satisfied.

## Write Cycle

| Symbol    | Parameter                                   | -60 |     | Unit | Notes |
|-----------|---------------------------------------------|-----|-----|------|-------|
|           |                                             | Min | Max |      |       |
| $t_{WCS}$ | Write Command Set Up Time                   | 2   | —   | ns   | 1     |
| $t_{WCH}$ | Write Command Hold Time                     | 12  | —   | ns   |       |
| $t_{WP}$  | Write Command Pulse Width                   | 10  | —   | ns   |       |
| $t_{RWL}$ | Write Command to $\overline{RAS}$ Lead Time | 15  | —   | ns   |       |
| $t_{CWL}$ | Write Command to $\overline{CAS}$ Lead Time | 12  | —   | ns   |       |
| $t_{DS}$  | $D_{IN}$ Setup Time                         | -2  | —   | ns   | 2     |
| $t_{DH}$  | $D_{IN}$ Hold Time                          | 15  | —   | ns   | 2     |

- $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are not restrictive parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min.})$ , the entire cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle; If  $t_{RWD} \geq t_{RWD}(\text{min.})$ ,  $t_{CWD} \geq t_{CWD}(\text{min.})$  and  $t_{AWD} \geq t_{AWD}(\text{min.})$ , the cycle is a Read-Modify-Write cycle and the data will contain read from the selected cell: If neither of the above sets of conditions are met, the condition of the data (at access time) is indeterminate.
- Data-in set-up and hold is measured from the latter of the two timings,  $\overline{CAS}$  or  $\overline{WE}$ .

## Read Cycle

| Symbol    | Parameter                                                             | -60 |     | Unit | Notes |
|-----------|-----------------------------------------------------------------------|-----|-----|------|-------|
|           |                                                                       | Min | Max |      |       |
| $t_{RAC}$ | Access Time from $\overline{RAS}$                                     | —   | 60  | ns   | 1, 2  |
| $t_{CAC}$ | Access Time from $\overline{CAS}$                                     | —   | 20  | ns   | 1, 2  |
| $t_{AA}$  | Access Time from Address                                              | —   | 35  | ns   | 1, 2  |
| $t_{OEA}$ | Access Time from $\overline{OE}$                                      | —   | 20  | ns   | 1, 2  |
| $t_{RCS}$ | Read Command Setup Time                                               | 2   | —   | ns   |       |
| $t_{RCH}$ | Read Command Hold Time to $\overline{CAS}$                            | 2   | —   | ns   | 3     |
| $t_{RRH}$ | Read Command Hold Time to $\overline{RAS}$                            | 0   | —   | ns   | 3     |
| $t_{RAL}$ | Column Address to $\overline{RAS}$ Lead Time                          | 35  | —   | ns   |       |
| $t_{CLZ}$ | $\overline{CAS}$ to Output in Low-Z                                   | 2   | —   | ns   |       |
| $t_{OES}$ | $\overline{OE}$ setup time prior to $\overline{CAS}$                  | 10  | —   | ns   |       |
| $t_{ORD}$ | $\overline{OE}$ setup time prior to $\overline{RAS}$ (Hidden Refresh) | 5   | —   | ns   |       |
| $t_{CDD}$ | $\overline{CAS}$ to $D_{IN}$ Delay Time                               | 20  | —   | ns   | 5     |
| $t_{OEZ}$ | Output Buffer Turn-off Delay from $\overline{OE}$                     | 2   | 20  | ns   | 4     |
| $t_{OFF}$ | Output Buffer Turn-off Delay                                          | 2   | 20  | ns   | 4, 6  |

1. Measured with the specified current load and 100pF.
2. Access time is determined by the latter of  $t_{RAC}$ ,  $t_{CAC}$ ,  $t_{CPA}$ ,  $t_{AA}$ ,  $t_{OEA}$ .
3. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied.
4.  $t_{OFF}$  (max) and  $t_{OEZ}$  (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
5. Either  $t_{CDD}$  or  $t_{ODD}$  must be satisfied.
6.  $t_{OFF}$  is referenced from the rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ , whichever is last.

## Read-Modify-Write Cycle

| Symbol    | Parameter                                      | -60 |     | Unit | Notes |
|-----------|------------------------------------------------|-----|-----|------|-------|
|           |                                                | Min | Max |      |       |
| $t_{RWC}$ | Read-Modify-Write Cycle Time                   | 143 | —   | ns   |       |
| $t_{RWD}$ | $\overline{RAS}$ to $\overline{WE}$ Delay Time | 82  | —   | ns   | 1     |
| $t_{CWD}$ | $\overline{CAS}$ to $\overline{WE}$ Delay Time | 44  | —   | ns   | 1     |
| $t_{AWD}$ | Column Address to $\overline{WE}$ Delay Time   | 57  | —   | ns   | 1     |
| $t_{OEh}$ | $\overline{OE}$ Command Hold Time              | 10  | —   | ns   |       |

1.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are not restrictive parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min.})$ , the entire cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle; If  $t_{RWD} \geq t_{RWD}(\text{min.})$ ,  $t_{CWD} \geq t_{CWD}(\text{min.})$  and  $t_{AWD} \geq t_{AWD}(\text{min.})$ , the cycle is a Read-Modify-Write cycle and the data will contain read from the selected cell: If neither of the above sets of conditions are met, the condition of the data (at access time) is indeterminate.

## EDO Mode Cycle

| Symbol      | Parameter                                                              | -60  |      | Units | Notes |
|-------------|------------------------------------------------------------------------|------|------|-------|-------|
|             |                                                                        | Min. | Max. |       |       |
| $t_{HCAS}$  | $\overline{CAS}$ Pulse Width (EDO Page Mode)                           | 10   | 10K  | ns    |       |
| $t_{HPC}$   | EDO Page Mode Cycle Time (Read/Write)                                  | 25   | —    | ns    |       |
| $t_{HPRWC}$ | EDO Page Mode Read Modify Write Cycle Time                             | 72   | —    | ns    |       |
| $t_{DOH}$   | Data-out Hold Time from $\overline{CAS}$                               | 10   | —    | ns    |       |
| $t_{WHZ}$   | Output buffer Turn-Off Delay from $\overline{WE}$                      | 2    | 15   | ns    |       |
| $t_{WPZ}$   | $\overline{WE}$ Pulse Width to Output Disable at $\overline{CAS}$ High | 10   | —    | ns    |       |
| $t_{CPRH}$  | $\overline{RAS}$ Hold Time from $\overline{CAS}$ Precharge             | 40   | —    | ns    |       |
| $t_{CPA}$   | Access Time from $\overline{CAS}$ Precharge                            | —    | 40   | ns    | 1     |
| $t_{RASP}$  | EDO Page Mode $\overline{RAS}$ Pulse Width                             | 60   | 200K | ns    |       |
| $t_{OEP}$   | $\overline{OE}$ High Pulse Width                                       | 10   | —    | ns    |       |
| $t_{OEHC}$  | $\overline{OE}$ High Hold Time from $\overline{CAS}$ High              | 10   | —    | ns    |       |

1. Measured with the specified current load and 100pF at  $V_{OL} = 0.8V$  and  $V_{OH} = 2.0V$ .


## Refresh Cycle

| Symbol                                     | Parameter                                                                   | -60 |     | Unit | Notes |
|--------------------------------------------|-----------------------------------------------------------------------------|-----|-----|------|-------|
|                                            |                                                                             | Min | Max |      |       |
| $t_{CHR}$                                  | CAS Hold Time<br>( $\overline{CAS}$ before $\overline{RAS}$ Refresh Cycle)  | 8   | —   | ns   |       |
| $t_{CSR}$                                  | CAS Setup Time<br>( $\overline{CAS}$ before $\overline{RAS}$ Refresh Cycle) | 10  | —   | ns   |       |
| $t_{WRP}$                                  | WE Setup Time<br>( $\overline{CAS}$ before $\overline{RAS}$ Refresh Cycle)  | 15  | —   | ns   |       |
| $t_{WRH}$                                  | WE Hold Time<br>( $\overline{CAS}$ before $\overline{RAS}$ Refresh Cycle)   | 8   | —   | ns   |       |
| $t_{RPC}$                                  | $\overline{RAS}$ Precharge to $\overline{CAS}$ Hold Time                    | 3   | —   | ns   |       |
| $t_{REF}$                                  | Refresh Period                                                              | —   | 64  | ms   | 1     |
| 1. 4096 refreshes are required every 64ms. |                                                                             |     |     |      |       |


## Presence Detect Read Cycle

| Symbol                                                                                                                                                                                                 | Parameter                                              | -60 |     | Unit | Notes |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------|-----|-----|------|-------|
|                                                                                                                                                                                                        |                                                        | Min | Max |      |       |
| $t_{PD}$                                                                                                                                                                                               | PDE to Valid Presence Detect Data                      | —   | 10  | ns   | 1     |
| $t_{PDOFF}$                                                                                                                                                                                            | $\overline{PDE}$ Inactive to Presence Detects Inactive | 0   | 10  | ns   | 2     |
| 1. Measured with the specified current load and 100pF.<br>2. $t_{PDOFF(max)}$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels. |                                                        |     |     |      |       |

## Read Cycle




## Write Cycle (Early Write)



■ : "H" or "L"


NOTE 1: Implementing  $\overline{WE}$  at  $\overline{RAS}$  time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.


## Write Cycle (Late Write)



**NOTE 1:** Implementing  $\overline{WE}$  at  $\overline{RAS}$  time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.

## Read-Modify-Write-Cycle







: "H" or "L"

**NOTE 1:** Implementing  $\overline{WE}$  at  $\overline{RAS}$  time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.

### EDO Page Mode Read Cycle ( $\overline{\text{OE}}$ Control)




**NOTE 1:** Implementing  $\overline{\text{WE}}$  at  $\overline{\text{RAS}}$  time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.




50H8037  
SA14-4628-03  
Revised 8/96

### EDO Page Mode Early Write Cycle




$\overline{OE}$  = Don't care




**NOTE 1:** Implementing  $\overline{WE}$  at  $\overline{RAS}$  time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.

### EDO Page Mode Read Modify Write Cycle




**NOTE 1:** Implementing  $\overline{WE}$  at  $\overline{RAS}$  time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.

**RAS Only Refresh Cycle**

■ : "H" or "L"


Note:  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ ,  $D_{\text{IN}}$  are "H" or "L"

## CAS Before RAS Refresh Cycle




NOTE: Address is "H" or "L"


## Hidden Refresh Cycle (Read)



# Hidden Refresh Cycle (Write)






## Presence Detect Read Cycle



\*PD pins must be pulled high at next level of assembly

## Layout Drawing



**Note:** All dimensions are typical unless otherwise stated.

| Millimeters | Inches |
|-------------|--------|
| 0           | 0      |
| 10          | 1/2    |
| 20          | 3/4    |
| 30          | 1 1/4  |
| 40          | 1 1/2  |
| 50          | 2      |
| 60          | 2 1/4  |
| 70          | 2 3/4  |
| 80          | 3      |
| 90          | 3 1/4  |
| 100         | 3 1/2  |
| 110         | 4      |
| 120         | 4 1/4  |
| 130         | 4 3/4  |
| 140         | 5      |
| 150         | 5 1/4  |
| 160         | 5 1/2  |
| 170         | 6      |
| 180         | 6 1/4  |
| 190         | 6 3/4  |
| 200         | 7      |
| 210         | 7 1/4  |
| 220         | 7 1/2  |
| 230         | 8      |
| 240         | 8 1/4  |
| 250         | 8 3/4  |
| 260         | 9      |
| 270         | 9 1/4  |
| 280         | 9 1/2  |
| 290         | 10     |
| 300         | 10 1/4 |
| 310         | 10 3/4 |
| 320         | 11     |
| 330         | 11 1/4 |
| 340         | 11 1/2 |
| 350         | 12     |
| 360         | 12 1/4 |
| 370         | 12 3/4 |
| 380         | 13     |
| 390         | 13 1/4 |
| 400         | 13 1/2 |
| 410         | 14     |
| 420         | 14 1/4 |
| 430         | 14 3/4 |
| 440         | 15     |
| 450         | 15 1/4 |
| 460         | 15 1/2 |
| 470         | 16     |
| 480         | 16 1/4 |
| 490         | 16 3/4 |
| 500         | 17     |
| 510         | 17 1/4 |
| 520         | 17 1/2 |
| 530         | 18     |
| 540         | 18 1/4 |
| 550         | 18 3/4 |
| 560         | 19     |
| 570         | 19 1/4 |
| 580         | 19 1/2 |
| 590         | 20     |
| 600         | 20 1/4 |
| 610         | 20 3/4 |
| 620         | 21     |
| 630         | 21 1/4 |
| 640         | 21 1/2 |
| 650         | 22     |
| 660         | 22 1/4 |
| 670         | 22 3/4 |
| 680         | 23     |
| 690         | 23 1/4 |
| 700         | 23 1/2 |
| 710         | 24     |
| 720         | 24 1/4 |
| 730         | 24 3/4 |
| 740         | 25     |
| 750         | 25 1/4 |
| 760         | 25 1/2 |
| 770         | 26     |
| 780         | 26 1/4 |
| 790         | 26 3/4 |
| 800         | 27     |
| 810         | 27 1/4 |
| 820         | 27 1/2 |
| 830         | 28     |
| 840         | 28 1/4 |
| 850         | 28 3/4 |
| 860         | 29     |
| 870         | 29 1/4 |
| 880         | 29 1/2 |
| 890         | 30     |
| 900         | 30 1/4 |
| 910         | 30 3/4 |
| 920         | 31     |
| 930         | 31 1/4 |
| 940         | 31 1/2 |
| 950         | 32     |
| 960         | 32 1/4 |
| 970         | 32 3/4 |
| 980         | 33     |
| 990         | 33 1/4 |
| 1000        | 33 1/2 |

50H8037  
SA14-4628-03  
Revised 8/96

©IBM Corporation. All rights reserved.  
Use is further subject to the provisions at the end of this document.

Page 27 of 28

9006146 0004890 807

**8M x 72 DRAM MODULE****Revision Log**

| Rev  | Contents of Modification                                                                                                                                                                                                                                                                                                                                              |
|------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1/96 | Initial Release.                                                                                                                                                                                                                                                                                                                                                      |
| 3/96 | Updated Power ( $P_D$ ), $V_{IH}$ , $V_{IL}$ , Currents<br>Updated timings: $t_{OES}$ , $t_{ORD}$<br>CBR timing diagram was changed to allow $\overline{CAS}$ to remain low for back-to-back CBR cycles.<br>Hidden Refresh Cycle (Read) timing diagram was changed to show data being turned off with $\overline{RAS}$ not $\overline{CAS}$<br>Updated layout drawing |
| 5/96 | Updated $I_{CC}$ current: $I_{CC5}$                                                                                                                                                                                                                                                                                                                                   |
| 8/96 | Corrected typo in performance table                                                                                                                                                                                                                                                                                                                                   |