

## Section 20 Electrical Specifications

### 20.1 Absolute Maximum Ratings

Table 20-1 lists the absolute maximum ratings.

**Table 20-1 Absolute Maximum Ratings**

Item	Symbol	Rating	Unit
Supply voltage	$V_{CC}$	-0.3 to +7.0	V
I/O buffer supply voltage	$V_{CCB}$	-0.3 to +7.0	V
Flash memory programming voltage	$V_{PP}$	-0.3 to +13.0	V
Programming voltage	$V_{PP}$	-0.3 to +13.5	V
Input voltage Ports 1 to 6, 8, 9	$V_{in}$	-0.3 to $V_{CC} + 0.3$	V
Port 7	$V_{in}$	-0.3 to $AV_{CC} + 0.3$	V
Reference supply voltage	$AV_{ref}$	-0.3 to $AV_{CC} + 0.3$	V
Analog supply voltage	$AV_{CC}$	-0.3 to +7.0	V
Analog input voltage	$V_{AN}$	-0.3 to $AV_{CC} + 0.3$	V
Operating temperature	$T_{opr}$	Regular specifications: -20 to +75 Wide-range specifications: -40 to +85	°C
Storage temperature	$T_{stg}$	-55 to +125	°C

Note: Exceeding the absolute maximum ratings shown in table 20-1 can permanently destroy the chip.

### 20.2 Electrical Characteristics

#### 20.2.1 DC Characteristics

Table 20-2 lists the DC characteristics of the 5-V version. Table 20-3 lists the DC characteristics of the 3 V version. Table 20-4 gives the allowable current output values of the 5-V version. Table 20-5 gives the allowable current output values of the 3-V version. Bus drive characteristics common to both 5 V and 3 V versions are listed in table 20-6.

**Table 20-2 DC Characteristics (5-V Version)****— Preliminary —**

Conditions:  $V_{CC} = V_{CCB} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{CC} = 5.0 \text{ V} \pm 10\%^{*1}$ ,  $AV_{ref} = 4.5 \text{ V}$  to  $AV_{CC}$ ,  
 $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $T_a = -20$  to  $75^\circ\text{C}$  (regular specifications),  $T_a = -40$  to  $85^\circ\text{C}$  (wide-range specifications)

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Schmitt trigger input voltage (1)	P6 <sub>7</sub> -P6 <sub>0</sub> <sup>*4</sup> ,	V <sub>T</sub> <sup>-</sup>	1.0	—	—	V	
	PA <sub>7</sub> -PA <sub>0</sub> <sup>*4</sup> ,	V <sub>T</sub> <sup>+</sup>	—	—	$V_{CC} \times 0.7$		
	IRQ <sub>2</sub> -IRQ <sub>0</sub> <sup>*5</sup> ,	V <sub>T</sub> <sup>+</sup> - V <sub>T</sub> <sup>-</sup>	0.4	—	—		
Input high voltage (2)	IRQ <sub>7</sub> -IRQ <sub>3</sub> ,						SCL, SDA
	RES, STBY, NMI	V <sub>IH</sub>	$V_{CC} - 0.7$	—	$V_{CC} + 0.3$	V	
	MD <sub>1</sub> , MD <sub>0</sub> EXTAL	P7 <sub>7</sub> -P7 <sub>0</sub>	2.0	—	$AV_{CC} + 0.3$		
Input high voltage	Input pins other than (1) and (2)	V <sub>IH</sub>	2.0	—	$V_{CC} + 0.3$		
Input low voltage (3)	RES, STBY MD <sub>1</sub> , MD <sub>0</sub>	V <sub>IL</sub>	-0.3	—	0.5	V	
Input low voltage	Input pins other than (1) and (3) above	V <sub>IL</sub>	-0.3	—	0.8		
Output high voltage	All output pins (except RESO) <sup>*6</sup>	V <sub>OH</sub>	$V_{CC} - 0.5$	—	—	V	$I_{OH} = -200 \mu\text{A}$
			3.5	—	—		$I_{OH} = -1.0 \text{ mA}$
Output low voltage	All output pins (except RESO) <sup>*6</sup>	V <sub>OL</sub>	—	—	0.4	V	$I_{OL} = 1.6 \text{ mA}$
	Ports 1 and 2		—	—	1.0		$I_{OL} = 10.0 \text{ mA}$
	RESO		—	—	0.4		$I_{OL} = 2.6 \text{ mA}$
Input leakage current	RES, STBY	I <sub>in</sub>	—	—	10.0	$\mu\text{A}$	$V_{in} = 0.5 \text{ V}$ to $V_{CC} - 0.5 \text{ V}$
	NMI, MD <sub>1</sub> , MD <sub>0</sub>		—	—	1.0		
	P7 <sub>7</sub> -P7 <sub>0</sub>		—	—	1.0		$V_{in} = 0.5 \text{ V}$ to $AV_{CC} - 0.5 \text{ V}$
Leakage current in 3-state (off state)	Ports 1, 2, 3 4, 5, 6, 8, 9, A, B, RESO	I <sub>TSI</sub>	—	—	1.0	$\mu\text{A}$	$V_{in} = 0.5 \text{ V}$ to $V_{CC} - 0.5 \text{ V}$
Input pull-up MOS current	Ports 1, 2, 3	-I <sub>p</sub>	30	—	250	$\mu\text{A}$	$V_{in} = 0 \text{ V}$
	Ports 6, A, B		60	—	500		

**Table 20-2 DC Characteristics (5-V Version) (cont)****— Preliminary —**

Conditions:  $V_{CC} = V_{CCB} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{ref} = 4.5 \text{ V}$  to  $AV_{CC}$ ,  $AV_{CC} = 5.0 \text{ V} \pm 10\%^{*1}$ ,  
 $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $T_a = -20$  to  $75^\circ\text{C}$  (regular specifications),  $T_a = -40$  to  $85^\circ\text{C}$  (wide-range specifications)

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Input capacitance	RES, STBY	$C_{in}$	—	—	60	pF	$V_{in} = 0 \text{ V}$ $f = 1 \text{ MHz}$ $T_a = 25^\circ\text{C}$
	NMI, MD <sub>1</sub>		—	—	30		
	All input pins except RES, STBY, NMI, and MD <sub>1</sub>		—	—	15		
Current dissipation <sup>*2</sup>	Normal operation	$I_{CC}$	—	24	50	mA	$f = 12 \text{ MHz}$
			—	32	60		$f = 16 \text{ MHz}$
	Sleep mode		—	16	30		$f = 12 \text{ MHz}$
			—	20	40		$f = 16 \text{ MHz}$
Analog supply current	Standby modes <sup>*3</sup>		—	0.01	5.0	μA	
	During A/D conversion	$A_{I_{CC}}$	—	1.2	2.0	mA	
	During A/D or D/A conversion		—	1.2	2.0		
	Waiting		—	0.01	5.0	μA	$AV_{CC} = 2.0 \text{ V}$ to $5.5 \text{ V}$
Reference supply voltage	During A/D conversion	$A_{I_{ref}}$	—	0.3	0.6	mA	
	During A/D or D/A conversion		—	1.3	3.0		
	Waiting		—	0.01	5.0	μA	$AV_{ref} = 2.0 \text{ V}$ to $5.5 \text{ V}$
Analog supply voltage <sup>*1</sup>	$AV_{CC}$	4.5	—	5.5	V	During operation	
		2.0	—	5.5		During wait state or when not in use	
RAM standby voltage	$V_{RAM}$	2.0	—	—	V		

Notes on next page.

- Notes:
1. Even when the A/D and D/A converters are not used, connect  $AV_{CC}$  to power supply  $V_{CC}$  and keep the applied voltage between 2.0 V and 5.5 V. At this time, make sure  $AV_{ref} \leq AV_{CC}$ .
  2. Current dissipation values assume that  $V_{IH\ min} = V_{CC} - 0.5$  V,  $V_{IL\ max} = 0.5$  V, all output pins are in the no-load state, and all input pull-up transistors are off.
  3. For these values it is assumed that  $V_{RAM} \leq V_{CC} < 4.5$  V and  $V_{IH\ min} = V_{CC} \times 0.9$ ,  $V_{IL\ max} = 0.3$  V.
  4. P6<sub>7</sub> to P6<sub>0</sub> and PA<sub>7</sub> to PA<sub>0</sub> include supporting module inputs multiplexed with them.
  5. IRQ<sub>2</sub> includes ADTRG multiplexed with it.
  6. Applies when IICS = IICE = 0. The output low level is determined separately when the bus drive function is selected.

Table 20-3 DC Characteristics (3-V Version)

— Preliminary —

Conditions:  $V_{CC} = V_{CCB} = 2.7$  V to 3.6 V,  $AV_{CC} = 2.7$  V to 5.5 V<sup>\*1</sup>,  $AV_{ref} = 2.7$  V to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0$  V,  $T_a = -20$  to 70°C

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Schmitt trigger input voltage <sup>*4</sup> (1)	P6 <sub>7</sub> -P6 <sub>0</sub> <sup>*5</sup> , PA <sub>7</sub> -PA <sub>0</sub> <sup>*5</sup> , IRQ <sub>2</sub> -IRQ <sub>0</sub> <sup>*6</sup> , IRQ <sub>7</sub> -IRQ <sub>3</sub> , SCL, SDA	V <sub>T</sub> <sup>-</sup>	$V_{CC} \times 0.15$	—	—	V	
		V <sub>T</sub> <sup>+</sup>	—	—	$V_{CC} \times 0.7$		
		V <sub>T</sub> <sup>+</sup> - V <sub>T</sub> <sup>-</sup>	0.2	—	—		
Input high voltage <sup>*4</sup> (2)	RES, STBY MD <sub>1</sub> , MD <sub>0</sub> EXTAL, N M I	V <sub>IH</sub>	$V_{CC} \times 0.9$	—	$V_{CC} + 0.3$	V	
	P7 <sub>7</sub> -P7 <sub>0</sub>		$V_{CC} \times 0.7$	—	$AV_{CC} + 0.3$		
Input high voltage	Input pins other than (1) and (2) above		$V_{CC} \times 0.7$	—	$V_{CC} + 0.3$		
Input low voltage <sup>*4</sup> (3)	RES, STBY MD <sub>1</sub> , MD <sub>0</sub>	V <sub>IL</sub>	-0.3	—	$V_{CC} \times 0.1$	V	
Input low voltage	Input pins other than (1) and (3) above		-0.3	—	$V_{CC} \times 0.15$		
Output high voltage	All output pins (except RESO) <sup>*7</sup>	V <sub>OH</sub>	$V_{CC} - 0.4$	—	—	V	$I_{OH} = -200 \mu A$
			$V_{CC} - 0.9$	—	—		$I_{OH} = -1.0 mA$
Output low voltage	All output pins (except RESO) <sup>*7</sup>	V <sub>OL</sub>	—	—	0.4	V	$I_{OL} = 0.8 mA$
	Ports 1 and 2		—	—	0.4		$I_{OL} = 1.6 mA$
	RESO		—	—	0.4		$I_{OL} = 1.6 mA$
Input leakage current	RES, STBY	I <sub>in</sub>	—	—	10.0	μA	$V_{in} = 0.5$ V to $V_{CC} - 0.5$ V
	N M I, MD <sub>1</sub> , MD <sub>0</sub>		—	—	1.0		
	P7 <sub>7</sub> -P7 <sub>0</sub>		—	—	1.0		$V_{in} = 0.5$ V to $AV_{CC} - 0.5$ V
Leakage current in 3-state (off state)	Ports 1, 2, 3 4, 5, 6, 8, 9, A, B, RESO	I <sub>TSI</sub>	—	—	1.0	μA	$V_{in} = 0.5$ V to $V_{CC} - 0.5$ V
Input pull-up MOS current	Ports 1, 2, 3	-I <sub>p</sub>	3	—	120	μA	$V_{in} = 0$ V
	Ports 6, A, B		30	—	250		

Refer to notes at the end of the table.

Table 20-3 DC Characteristics (3-V Version) (cont)

— Preliminary —

Conditions:  $V_{CC} = V_{CCB} = 2.7$  V to 3.6 V,  $AV_{CC} = 2.7$  V to 5.5 V<sup>\*1</sup>,  $AV_{ref} = 2.7$  V to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0$  V,  $T_a = -20$  to 70°C

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Input capacitance	RES, STBY	—	—	60	pF	$V_{in} = 0$ V $f = 1$ MHz $T_a = 25^\circ\text{C}$
	N M I, MD <sub>1</sub>	—	—	30		
	All input pins except RES, STBY, N M I, and MD <sub>1</sub>	—	—	15		
Current dissipation <sup>*2</sup>	Normal operation	I <sub>CC</sub>	12	—	mA	$f = 6$ MHz
			20	40		$f = 10$ MHz
	Sleep mode		8	—		$f = 6$ MHz
			12	24		$f = 10$ MHz
Analog supply current	Standby modes <sup>*3</sup>		0.01	5.0	μA	
	During A/D conversion	A <sub>ICC</sub>	—	1.2	2.0	mA
	During A/D or D/A conversion		—	1.2	2.0	
	Waiting		—	0.01	5.0	μA $AV_{CC} = 2.0$ V to 5.5 V
Reference supply voltage	During A/D conversion	A <sub>Iref</sub>	—	0.3	0.6	mA
	During A/D or D/A conversion		—	1.3	3.0	
	Waiting		—	0.01	5.0	μA $AV_{ref} = 2.0$ V to 5.5 V
Analog supply voltage <sup>*1</sup>	A <sub>CC</sub>	2.7	—	5.5	V	During operation
		2.0	—	5.5		During wait state or when not in use
RAM backup voltage (in standby modes)	V <sub>RAM</sub>	2.0	—	—	V	

Notes on next page.

- Notes:
1. Even when the A/D and D/A converters are not used, connect AV<sub>CC</sub> to power supply V<sub>CC</sub> and keep the applied voltage between 2.0 V and 5.5 V. At this time, make sure AV<sub>ref</sub> ≤ AV<sub>CC</sub>.
  2. Current dissipation values assume that V<sub>IH min</sub> = V<sub>CC</sub> - 0.5 V, V<sub>IL max</sub> = 0.5 V, all output pins are in the no-load state, and all input pull-up transistors are off.
  3. For these values it is assumed that V<sub>RAM</sub> ≤ V<sub>CC</sub> < 2.7 V and V<sub>IH min</sub> = V<sub>CC</sub> × 0.9, V<sub>IL max</sub> = 0.3 V.
  4. In the range 3.6 V < V<sub>CC</sub> < 4.5 V, for the input levels of V<sub>IH</sub> and V<sub>T+</sub>, apply the higher of the values given for the 5 V and 3 V versions. For V<sub>IL</sub> and V<sub>T-</sub>, apply the lower of the values given for the 5 V and 3 V versions.
  5. P6<sub>7</sub> to P6<sub>0</sub> and PA<sub>7</sub> to PA<sub>0</sub> include supporting module inputs multiplexed with them.
  6.  $\overline{\text{IRQ}_2}$  includes ADTRG multiplexed with it.
  7. Applies when IICS = IICE = 0. The output low level is determined separately when the bus drive function is selected.

**Table 20-4 Allowable Output Current Values (5-V Version)****— Preliminary —**

Conditions:  $V_{CC} = V_{CCB} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{ref} = 4.5 \text{ V}$  to  $AV_{CC}$ ,  
 $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $T_a = -20$  to  $75^\circ\text{C}$  (regular specifications),  $T_a = -40$  to  $85^\circ\text{C}$   
(wide-range specifications)


Item	Symbol	Min	Typ	Max	Unit
Allowable output low current (per pin)	$I_{OL}$ (bus drive selection)	—	—	20	mA
	Ports 1 and 2	—	—	10	
	RESO	—	—	3	
	Other output pins	—	—	2	
Allowable output low current (total)	$\Sigma I_{OL}$	—	—	80	mA
	Total of all output	—	—	120	
Allowable output high current (per pin)	All output pins	$-I_{OH}$	—	2	mA
Allowable output high current (total)	Total of all output	$\Sigma -I_{OH}$	—	40	mA

**Table 20-4 Allowable Output Current Values (3-V Version)**


Conditions:  $V_{CC} = V_{CCB} = 2.7$  to  $3.6 \text{ V}$ ,  $AV_{CC} = 2.7 \text{ V}$  to  $5.5 \text{ V}$ ,  $AV_{ref} = 2.7 \text{ V}$  to  $AV_{CC}$ ,  
 $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $T_a = -20$  to  $75^\circ\text{C}$

Item	Symbol	Min	Typ	Max	Unit
Allowable output low current (per pin)	$I_{OL}$ (bus drive selection)	—	—	10	mA
	Ports 1 and 2	—	—	2	
	RESO	—	—	1	
	Other output pins	—	—	1	
Allowable output low current (total)	$\Sigma I_{OL}$	—	—	40	mA
	Total of all output	—	—	60	
Allowable output high current (per pin)	All output pins	$-I_{OH}$	—	2	mA
Allowable output high current (total)	Total of all output	$\Sigma -I_{OH}$	—	30	mA

Note: To avoid degrading the reliability of the chip, be careful not to exceed the output current values in tables 20-4 and 20-5. In particular, when driving a darlington transistor pair or LED directly, be sure to insert a current-limiting resistor in the output path. See figures 20-1 and 20-2.



**Figure 20-1 Example of Circuit for Driving a Darlington Pair (5-V Version)**



**Figure 20-2 Example of Circuit for Driving an LED (5-V Version)**

**Table 20-6 Bus Drive Characteristics**

— Preliminary —

Conditions:  $V_{CC} = 2.7$  to  $5.5$  V,  $V_{SS} = 0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Output low level voltage PA <sub>4</sub> , PA <sub>7</sub> (bus drive selection)	$V_{OL}$	—	—	0.5	V	$V_{CCB} = 5\text{ V} \pm 10\%$ $I_{OL} = 16\text{ mA}$
		—	—	0.5		$V_{CCB} = 2.7\text{ V to }3.6\text{ V}$ $I_{OL} = 8\text{ mA}$

## 20.2.2 AC Characteristics

The AC characteristics are listed in four tables. Bus timing parameters are given in table 20-7, control signal timing parameters in table 20-8, and timing parameters of the on-chip supporting modules in table 20-9, and I<sup>2</sup>C bus timing parameters in table 20-10.

**Table 20-7 Bus Timing**

— Preliminary —

Condition A:  $V_{CC} = V_{CCB} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $75^\circ\text{C}$  (regular specifications),  
 $T_a = -40$  to  $85^\circ\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = V_{CCB} = 2.7 \text{ V}$  to  $3.6 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $75^\circ\text{C}$

Item	Symbol	Condition B		Condition A		Unit	Test Conditions	
		10 MHz	12 MHz	16 MHz	Min	Max		
Clock cycle time	$t_{cyc}$	100	500	83.3	500	62.5	500	ns Fig. 20-4
Clock pulse width low	$t_{CL}$	35	—	30	—	20	—	ns Fig. 20-4
Clock pulse width high	$t_{CH}$	35	—	30	—	20	—	ns Fig. 20-4
Clock rise time	$t_{Cr}$	—	15	—	10	—	10	ns Fig. 20-4
Clock fall time	$t_{Cf}$	—	15	—	10	—	10	ns Fig. 20-4
Address delay time	$t_{AD}$	—	50	—	35	—	30	ns Fig. 20-4
Address hold time	$t_{AH}$	20	—	15	—	10	—	ns Fig. 20-4
Address strobe delay time	$t_{ASD}$	—	40	—	35	—	30	ns Fig. 20-4
Write strobe delay time	$t_{WSD}$	—	50	—	35	—	30	ns Fig. 20-4
Strobe delay time	$t_{SD}$	—	50	—	35	—	30	ns Fig. 20-4
Write strobe pulse width*	$t_{WSW}$	120	—	95	—	65	—	ns Fig. 20-4
Address setup time 1*	$t_{AS1}$	15	—	10	—	10	—	ns Fig. 20-4
Address setup time 2*	$t_{AS2}$	65	—	50	—	40	—	ns Fig. 20-4
Read data setup time	$t_{RDS}$	35	—	20	—	20	—	ns Fig. 20-4
Read data hold time*	$t_{RDH}$	0	—	0	—	0	—	ns Fig. 20-4
Read data access time*	$t_{ACC}$	—	170	—	160	—	110	ns Fig. 20-4
Write data delay time	$t_{WDD}$	—	75	—	60	—	60	ns Fig. 20-4
Write data setup time	$t_{WDS}$	5	—	5	—	5	—	ns Fig. 20-4
Write data hold time	$t_{WDH}$	20	—	20	—	20	—	ns Fig. 20-4
Wait setup time	$t_{WTS}$	40	—	35	—	30	—	ns Fig. 20-5
Wait hold time	$t_{WTH}$	10	—	10	—	10	—	ns Fig. 20-5

Note: \* Values at maximum operating frequency


**Table 20-8 Control Signal Timing****— Preliminary —**

Condition A:  $V_{CC} = V_{CCB} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $75^\circ\text{C}$  (regular specifications),  
 $T_a = -40$  to  $85^\circ\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = V_{CCB} = 2.7 \text{ V}$  to  $3.6 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $75^\circ\text{C}$

Item	Symbol	Condition B		Condition A				Test Conditions
		10 MHz	12 MHz	16 MHz	Min	Max	Unit	
RES setup time	$t_{RESS}$	300	—	200	—	200	—	ns Fig. 20-6
RES pulse width	$t_{RESW}$	10	—	10	—	10	—	$t_{cyc}$ Fig. 20-6
RESO output delay time	$t_{RESD}$	—	200	—	100	—	100	ns Fig. 20-22
RESO output pulse width	$t_{RESOW}$	132	—	132	—	132	—	$t_{cyc}$
NMI setup time (NMI, $\overline{IRQ_0}$ to $\overline{IRQ_7}$ )	$t_{NMIS}$	300	—	150	—	150	—	ns Fig. 20-7
NMI hold time (NMI, $\overline{IRQ_0}$ to $\overline{IRQ_7}$ )	$t_{NMIH}$	10	—	10	—	10	—	ns Fig. 20-7
Interrupt pulse width for recovery from soft- ware standby mode (NMI, $\overline{IRQ_0}$ to $\overline{IRQ_2}$ )	$t_{NMIW}$	300	—	200	—	200	—	ns Fig. 20-7
Crystal oscillator settling time (reset)	$t_{osc1}$	20	—	20	—	20	—	ms Fig. 20-8
Crystal oscillator settling time (software standby)	$t_{osc2}$	8	—	8	—	8	—	ms Fig. 20-9

- Measurement Conditions for AC Characteristics

**Figure 20-3 Measurement Conditions for A/C Characteristics**

**Table 20-9 Timing Conditions of On-Chip Supporting Modules****— Preliminary —**

Condition A:  $V_{CC} = V_{CCB} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $75^\circ\text{C}$  (regular specifications),  
 $T_a = -40$  to  $85^\circ\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = V_{CCB} = 2.7 \text{ V}$  to  $3.6 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $75^\circ\text{C}$

Item	Symbol	Condition B		Condition A				Test Conditions	
		10 MHz		12 MHz		16 MHz			
		Min	Max	Min	Max	Min	Max		
FRT	Timer output delay time	$t_{FTOD}$	—	150	—	100	—	100 ns Fig. 20-10	
	Timer input setup time	$t_{FTIS}$	80	—	50	—	50	— ns Fig. 20-10	
	Timer clock input setup time	$t_{FTCS}$	80	—	50	—	50	— ns Fig. 20-11	
	Timer clock pulse width	$t_{FTCWH}$ $t_{FTCWL}$	1.5	—	1.5	—	1.5	— $t_{cyc}$ Fig. 20-11	
TMR	Timer output delay time	$t_{TMOD}$	—	150	—	100	—	100 ns Fig. 20-12	
	Timer reset input setup time	$t_{TMRS}$	80	—	50	—	50	— ns Fig. 20-14	
	Timer clock input setup time	$t_{TMCS}$	80	—	50	—	50	— ns Fig. 20-13	
	Timer clock pulse width (single edge)	$t_{TMCWH}$	1.5	—	1.5	—	1.5	— $t_{cyc}$ Fig. 20-13	
	Timer clock pulse width (both edges)	$t_{TMCWL}$	2.5	—	2.5	—	2.5	— $t_{cyc}$ Fig. 20-13	
PWM	Timer output delay time	$t_{PWOD}$	—	150	—	100	—	100 ns Fig. 20-15	
SCI	Input clock cycle (Async)	$t_{Scyc}$	4	—	4	—	4	— $t_{cyc}$ Fig. 20-16	
	(Sync)	$t_{Scyc}$	6	—	6	—	6	— $t_{cyc}$ Fig. 20-16	
	Transmit data delay time (Sync)	$t_{TXD}$	—	200	—	100	—	100 ns Fig. 20-16	
	Receive data setup time (Sync)	$t_{RXS}$	150	—	100	—	100	— ns Fig. 20-16	
	Receive data hold time (Sync)	$t_{RXH}$	150	—	100	—	100	— ns Fig. 20-16	
	Input clock pulse width	$t_{SCKW}$	0.4	0.6	0.4	0.6	0.4	0.6 $t_{Scyc}$ Fig. 20-17	
Ports	Output data delay time	$t_{PWD}$	—	150	—	100	—	100 ns Fig. 20-18	
	Input data setup time	$t_{PRS}$	80	—	50	—	50	— ns Fig. 20-18	
	Input data hold time	$t_{PRH}$	80	—	50	—	50	— ns Fig. 20-18	

**Table 20-9 Timing Conditions of On-Chip Supporting Modules (cont) — Preliminary —**

Condition A:  $V_{CC} = V_{CCB} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $75^\circ\text{C}$  (regular specifications),  
 $T_a = -40$  to  $85^\circ\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = V_{CCB} = 2.7 \text{ V}$  to  $3.6 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $75^\circ\text{C}$

Item	Symbol	Condition B		Condition A				Test Unit	Conditions		
		10 MHz		12 MHz		16 MHz					
		Min	Max	Min	Max	Min	Max				
HIF read cycle	cs/HA <sub>0</sub> setup time	$t_{HAR}$	10	—	10	—	10	—	ns Fig. 20-19		
	cs/HA <sub>0</sub> hold time	$t_{HRA}$	10	—	10	—	10	—	ns Fig. 20-19		
	IOR pulse width	$t_{HWPW}$	220	—	120	—	120	—	ns Fig. 20-19		
	HDB delay time	$t_{HRD}$	—	200	—	100	—	100	ns Fig. 20-19		
	HDB hold time	$t_{HRF}$	0	40	0	25	0	25	ns Fig. 20-19		
	HIRQ delay time	$t_{HIRQ}$	—	200	—	120	—	120	ns Fig. 20-19		
HIF write cycle	cs/HA <sub>0</sub> setup time	$t_{HAW}$	10	—	10	—	10	—	ns Fig. 20-20		
	cs/HA <sub>0</sub> hold time	$t_{HWA}$	10	—	10	—	10	—	ns Fig. 20-20		
	IOW pulse width	$t_{HWPW}$	100	—	60	—	60	—	ns Fig. 20-20		
	HDB setup time	$t_{HDW}$	50	—	30	—	30	—	ns Fig. 20-20		
	HDB hold time	$t_{HWD}$	25	—	15	—	15	—	ns Fig. 20-20		
	GA <sub>20</sub> delay time	$t_{HGA}$	—	180	—	90	—	90	ns Fig. 20-20		

**Table 20-10 I<sup>2</sup>C Bus Timing****— Preliminary —**Conditions: V<sub>CC</sub> = 2.7 V to 5.5 V, V<sub>CCB</sub> = 5 V ±10%, V<sub>SS</sub> = 0 V, Ta = -20 to +75°C

Item	Symbol	Min	Typ	Max	Unit	Test Conditions	Note
SCL clock cycle time	t <sub>SCL</sub>	12 t <sub>cyc</sub>	—	—	ns		Fig. 20-2
SCL clock high pulse width	t <sub>SCLH</sub>	3 t <sub>cyc</sub>	—	—	ns		Fig. 20-2
SCL clock low pulse width	t <sub>SCLL</sub>	5 t <sub>cyc</sub>	—	—	ns		Fig. 20-2
SCL and SDA rise time	t <sub>Sr</sub>	—	—	1000	ns	Normal mode 100 kbits/s (max)	Fig. 20-2
		20 + 0.1C <sub>b</sub>	—	300		High-speed mode 400 kbits/s (max)	
SCL and SDA fall time	t <sub>Sf</sub>	—	—	300	ns	Normal mode 100 kbits/s (max)	Fig. 20-2
		20 + 0.1C <sub>b</sub>	—	300		High-speed mode 400 kbits/s (max)	
SDA bus-free time	t <sub>BUF</sub>	7 t <sub>cyc</sub> - 300	—	—	ns		Fig. 20-2
SCL start condition hold time	t <sub>STAH</sub>	3 t <sub>cyc</sub>	—	—	ns		Fig. 20-2
SCL resend start condition setup time	t <sub>STAS</sub>	3 t <sub>cyc</sub>	—	—	ns		Fig. 20-2
SDA stop condition setup time	t <sub>STOS</sub>	3 t <sub>cyc</sub>	—	—	ns		Fig. 20-2
SDA data setup time	t <sub>SDAS</sub>	3 t <sub>cyc</sub> + 50	—	—	ns		Fig. 20-2
SDA data hold time	t <sub>SDAH</sub>	0	—	—	ns		Fig. 20-2
SDA load capacitance	C <sub>b</sub>	—	—	400	pF		Fig. 20-2

### 20.2.3 A/D Converter Characteristics

Table 20-11 lists the characteristics of the on-chip A/D converter.

**Table 20-11 A/D Converter Characteristics**

— Preliminary —

Condition A:  $V_{CC} = V_{CCB} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{ref} = 4.5 \text{ V}$  to  $AV_{CC}$ ,  
 $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $75^\circ\text{C}$   
(regular specifications),  $T_a = -40$  to  $85^\circ\text{C}$  (wide-range specifications)

Condition B1:  $V_{CC} = V_{CCB} = 2.7 \text{ V}$  to  $3.6 \text{ V}$ ,  $AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{ref} = 4.5 \text{ V}$  to  $AV_{CC}$ ,  
 $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $75^\circ\text{C}$

Condition B2:  $V_{CC} = V_{CCB} = 2.7 \text{ V}$  to  $3.6 \text{ V}$ ,  $AV_{CC} = 2.7 \text{ V}$  to  $3.6 \text{ V}$ ,  $AV_{ref} = 2.7 \text{ V}$  to  $AV_{CC}$ ,  
 $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $75^\circ\text{C}$

Item	Condition B2			Condition B1			Condition A			Unit	
	10 MHz			10 MHz			16 MHz				
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
Resolution	8	8	8	8	8	8	8	8	8	Bits	
Conversion time (single mode)*	—	—	13.4	—	—	13.4	—	—	8.4	μs	
Analog input capacitance	—	—	20	—	—	20	—	—	20	pF	
Allowable signal source impedance	—	—	5	—	—	10	—	—	10	kΩ	
Nonlinearity error	—	—	±6.0	—	—	±3.0	—	—	±3.0	LSB	
Offset error	—	—	±4.0	—	—	±2.0	—	—	±2.0	LSB	
Full-scale error	—	—	±4.0	—	—	±2.0	—	—	±2.0	LSB	
Quantizing error	—	—	±0.5	—	—	±0.5	—	—	±0.5	LSB	
Absolute accuracy	—	—	±8.0	—	—	±4.0	—	—	±4.0	LSB	

Note: \* Values at maximum operating frequency

#### 20.2.4 D/A Converter Characteristics

Table 20-12 lists the characteristics of the on-chip D/A converter.

**Table 20-12 D/A Converter Characteristics**

— Preliminary —

- Condition A:  $V_{CC} = V_{CCB} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{ref} = 4.5 \text{ V}$  to  $AV_{CC}$ ,  
 $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $75^\circ\text{C}$   
(regular specifications),  $T_a = -40$  to  $85^\circ\text{C}$  (wide-range specifications)
- Condition B1:  $V_{CC} = V_{CCB} = 2.7 \text{ V}$  to  $3.6 \text{ V}$ ,  $AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{ref} = 4.5 \text{ V}$  to  $AV_{CC}$ ,  
 $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2.0 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $75^\circ\text{C}$
- Condition B2:  $V_{CC} = V_{CCB} = 2.7 \text{ V}$  to  $3.6 \text{ V}$ ,  $AV_{CC} = 2.7 \text{ V}$  to  $3.6 \text{ V}$ ,  $AV_{ref} = 2.7 \text{ V}$  to  $AV_{CC}$ ,  
 $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $75^\circ\text{C}$

Item	Condition B2			Condition B1			Condition A			Test Conditions
	10 MHz			10 MHz			16 MHz			
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Unit
Resolution	8	8	8	8	8	8	8	8	8	Bits
Conversion time (setting time)	—	—	10.0	—	—	10.0	—	—	10.0	$\mu\text{s}$
Absolute accuracy	—	$\pm 2.0$	$\pm 3.0$	—	$\pm 1.0$	$\pm 1.5$	—	$\pm 1.0$	$\pm 1.5$	LSB
	—	—	$\pm 2.0$	—	—	$\pm 1.0$	—	—	$\pm 1.0$	LSB
										4 M $\Omega$ load resistance

#### 20.3 MCU Operational Timing

This section provides the following timing charts:

- |                                         |                         |
|-----------------------------------------|-------------------------|
| 20.3.1 Bus Timing                       | Figures 20-4 to 20-5    |
| 20.3.2 Control Signal Timing            | Figures 20-6 to 20-9    |
| 20.3.3 16-Bit Free-Running Timer Timing | Figures 20-10 to 20-11  |
| 20.3.4 8-Bit Timer Timing               | Figures 20-12 to 20-14  |
| 20.3.5 PWM Timer Timing                 | Figure 20-15            |
| 20.3.6 SCI Timing                       | Figures 20-16 to 20-17  |
| 20.3.7 I/O Port Timing                  | Figure 20-18            |
| 20.3.8 Host Interface Timing            | Figures 20-19 and 20-20 |
| 20.3.9 I <sup>2</sup> C Bus Timing      | Figure 20-21            |
| 20.3.10 Reset Output Timing             | Figure 20-22            |

### 20.3.1 Bus Timing

#### (1) Basic Bus Cycle (without Wait States) in Expanded Modes





Figure 20-4 Basic Bus Cycle (without Wait States) in Expanded Modes

**(2) Basic Bus Cycle (with 1 Wait State) in Expanded Modes**



**Figure 20-5 Basic Bus Cycle (with 1 Wait State) in Expanded Modes**

### 20.3.2 Control Signal Timing

#### (1) Reset Input Timing




Figure 20-6 Reset Input Timing

#### (2) Interrupt Input Timing




Figure 20-7 Interrupt Input Timing

**(3) Clock Settling Timing**




Figure 20-8 Clock Settling Timing

**(4) Clock Settling Timing for Recovery from Software Standby Mode**




Figure 20-9 Clock Settling Timing for Recovery from Software Standby Mode

### 20.3.3 16-Bit Free-Running Timer Timing

#### (1) Free-Running Timer Input/Output Timing




Figure 20-10 Free-Running Timer Input/Output Timing

#### (2) External Clock Input Timing for Free-Running Timer




Figure 20-11 External Clock Input Timing for Free-Running Timer

#### 20.3.4 8-Bit Timer Timing

##### (1) 8-Bit Timer Output Timing




Figure 20-12 8-Bit Timer Output Timing

##### (2) 8-Bit Timer Clock Input Timing




Figure 20-13 8-Bit Timer Clock Input Timing

##### (3) 8-Bit Timer Reset Input Timing




Figure 20-14 8-Bit Timer Reset Input Timing

### 20.3.5 Pulse Width Modulation Timer Timing




Figure 20-15 PWM Timer Output Timing

### 20.3.6 Serial Communication Interface Timing

#### (1) SCI Input/Output Timing




Figure 20-16 SCI Input/Output Timing (Synchronous Mode)

#### (2) SCI Input Clock Timing




Figure 20-17 SCI Input Clock Timing

### 20.3.7 I/O Port Timing




Figure 20-18 I/O Port Input/Output Timing

### 20.3.8 Host Interface Timing

#### (1) Host Interface Read Timing




Figure 20-19 Host Interface Read Timing

#### (2) Host Interface Write Timing




Figure 20-20 Host Interface Write Timing

### 20.3.9 I<sup>2</sup>C Bus Timing




Figure 20-21 I<sup>2</sup>C Bus Interface I/O Timing

### 20.3.10 Reset Output Timing




Figure 20-22 Reset Output Timing