

FireFox 386SX

Chipset Specifications

Process technology used	1.0μ CMOS	Programmable wait states	Yes
CPU's supported	Intel 80386SX Am386DX Cyrix 486SLC	On chip cache controller	Yes
		Support 8kx8 and 8kx9 Tag RAM	Yes
CPU speed supported	16/20/25/33/40 MHz	Cache update scheme	Write back
Coprocessor supported in 386 system (No external PALS required)	Intel 80387/ Cyrix/TIT/ULSI/ WEITEK/3167	Cache organization	Direct mapped
		Data cache size	16/32/64/128KB
AT clock generation	Asynchronous	Non-cacheable support	Yes
Programmable AT bus clock	Yes	Each non-cacheable region size	512KB-32MB
Hardware/Software turbo switching	Yes	Zero wait state cache read hit	Yes
Page Mode DRAM control	Yes	Zero wait state cache write hit	Yes
DRAM type supported	256K/1M/4M	External TTL component	12
Max physical memory	16 MB	SRAM speed required @ 40MHz	80ns
Mixing DRAMS	Yes	SRAM speed required @ 33MHz	80ns
Hidden refresh	Yes	SRAM speed required @ 25MHz	80ns
Shadow RAM range maximum size/block size	256 KB/64KB	Fast gate A20	Yes
		Fast reset	Yes
Support Local Bus	Yes	22cm x 22cm half baby AT board	Yes
PQFP package	160		

1900 McCarthy Boulevard, Suite 110
Milpitas, California 95035 USA
FAX (408) 432-8146 , Tel (408) 432-8147

ETE Q

Microsystems, Inc.