

# **Z16C01/2/3**CPU CENTRAL PROCESSING UNIT

#### **FEATURES**

- 16- bit advanced real time processor for embedded control
- RISC-like Load/Store architecture
- CMOS core cell compatible to ZBUS and Z8000 CPU's
- Regular, easy-to-use extendable register file
- Expandable Off -chip register bus architecture
- 9 Basic Instruction types
- Separate code, data and stack spaces
- Sophisticated interrupt structure
- Z16C01 directly addresses up to 8M bytes of memory,Z16C02 directly addresses up to 64K bytes of memory, and Z16C03 directly addresses up to 2M bytes of memory
- Eight user-selectable addressing modes

- Seven data types that range from bits to-32 bit long word and bytes to word strings
- System and Normal operating modes
- Fully static device
- Fast hardwired instruction control
- Single step execution
- Resource-sharing capabilities for real time multiprocessing
- Multi-programming support
- Compiler support
- 32-bit operations, including signed multiply and divide
- 10 and 16 MHz clock rate
- Low power CMOS
- Available in 40-pin DIP, 48-pin DIP, 44-pin PLCC

#### **GENERAL DESCRIPTION**

Designed using a RISC-like Load/Store architecture, the Z16C00 is the first in a family of 16-bit processors and controllers. The Z16C00 core is an advanced high-end 16-bit real time processor. The building blocks of the processor core include hardwired control, efficient instruction set, and large extendable register files. The Z16C00 CPU (Figure 1) is characterized by abundant resources in registers, data types, and addressing modes as well as the addition of a new Superintegration BUS (ZSIB). The ZSIB allows integration of real time functions at register access speeds. Future embedded controllers will expand this function to allow automatic context switching between 256 register banks in less than one microsecond, as well as off-chip interface with the ZSIB.

The processor resources include sixteen 16-bit general purpose registers, seven data types that range from bits to 32-bit long words and byte and word strings, plus eight user-selectable addressing modes. The 9 basic instruction types can be combined with various data types and addressing modes to form a powerful set of 414 instructions. Moreover, the instruction set is regular; most instructions can use any of the five main addressing modes and can operate on byte, word, and long-word data types.

The CPU can operate in either the system or normal mode. The distinction between these two modes permits privileged operations, thereby improving operating system organization and implementation. Multiprogramming is

1

supported by the "atomic" Test and Set instruction; multiprocessing by a combination of instruction and hardware features; and compilers by multiple stacks, special instructions, and addressing modes.

The Z16C00 CPU is offered in three versions; the Z16C01, Z16C02, and Z16C03 real time processors (Figure 2). The differences are in addressing range and packaging options. The 16C01 can directly address 8M bytes of memory, the Z16C02 directly addresses 64K bytes, and the Z16C03 can address 2M bytes of memory.

Instructions for register banks' switching were included to allow users to potentially switch from any of 256 register banks. The two operating modes---system and normal---and the distinctions between code, date and stack spaces within each mode allows memory extension up to 48M bytes for the Z16C01, 384K bytes for the Z16C02, and 12M bytes for the Z16C03.




Figure 2. Pin Description




Figure 1. Z16C00 CPU Functional Block Diagram

#### PIN DESCRIPTION




Figure 3. Z16C02 Pin Assignments




Figure 4. Z16C01 Pin Assignments




Figure 5. Z16C02 Pin Assignments




Figure 6. Z16C03 Pin Assignments

PIN DESCRIPTION (Reference Figures 3, 4, 5 and 6 for pin numbers of the following descriptions.)

AD15-AD0. Address/Data (inputs/outputs, active High, 3-state). These multiplexed address and data lines are used for I/O and to address memory.

**AS.** Address Strobe (output, active Low, 3-state). The rising edge of  $\overline{\text{AS}}$  indicates addresses are valid.

BUSACK. BUS Acknowledge (output active Low). A Low on this line indicates the CPU has relinquished control of the bus.

**BUSREQ.** Bus Request (input, active Low). This line must be driven Low to request the bus from the CPU.

**BM**. Byte/Word (output, Low = Word, 3 - state). This signal defines the type of memory reference on the 16-bit address/data bus.

**CLK. System Clock (input).** CLK is a 5V single-phase time-base input.

**DS**. Data Strobe (output, active Low, 3 - state). This line times the data in and out of the CPU.

**MREQ.** Memory Request (output, active Low, 3-state). A Low on this line indicates that the address/data bus holds a memory address.

MI, MO. Multi-Micro In, Multi-Micro Out (input and output, active Low). These two lines form a resource-request daisy chain that allows one CPU in a multi-microprocessor system to access a shared resource.

**NMI.** Non-Maskable Interrupt (edge triggered, input, active Low). A high-to-low transition on NMI requests a non-maskable interrupt. The NMI interrupt has the highest priority of the three types of interrupts.

N/S. Normal/System Mode (output, Low = System Mode, 3-state). N/S indicates the CPU is in the normal or system mode.

**NVI**. Non-Vectored Interrupt (input, active Low). A Low on this line requests a non-vectored interrupt.

RESET. Reset (input, active Low). A Lowon this line resets the CPU.

**RW**. Read/Write (output, Low = Write, 3 - state). R/W indicates that the CPU is reading from or writing to memory or I/O.

SEGT. Segment Trap (input, active Low). The Memory Management Unit interrupts the CPU with a Low on this line when the MMU detects a segmentation trap. Input on 16C01 only.

**SN6-SN0**. Segment Number (output, active High, 3-state). These lines provide the segment number. The 16C01 outputs all of these signals; the Z16C03 outputs SN4 - SN0. There is no segment output with the Z16C02.

**ST0-ST3.** Status (outputs, active High, 3 - state). These lines specify the CPU status (see Status Code Lines).

STOP. Stop (input, active Low). This input can be used to single-step instruction execution.

VI. Vectored Interrupt (input, active Low). A Low on this line requests a vectored interrupt.

WAIT. Wait (input, active Low). This line indicates to the CPU that the memory or I/O device is not ready for data transfer.

NOTE: The above pin descriptions apply to the Z16C01. The Z16C02 eliminates all segment outputs (SN0-SN6) as well as the Segment Trap Input SEGT. The Z16C03 eliminates two segment outputs (SN6, SN5) as well as the Segment Trap Input SEGT.

#### **REGISTER ORGANIZATION**

The **Z16C00** CPU is a register-oriented machine that offers sixteen 16-bit general-purpose registers and a set of special system registers. All general-purpose registers can be used as accumulators and all but one as index registers or memory pointers.

Register flexibility is created by grouping and overlapping

multiple registers (Figures 7 and 8). For byte operations, the first eight 16-bit registers (R0... R7) are treated as sixteen 8-bit registers (RL0, RH0..., RL7, RH7). The sixteen 16-bit registers are grouped in pairs (RR0... RR14) to form 32-bit long-word registers. Similarly, the register set is grouped in quadruples (RQ0... RQ12) to form 64-bit registers.




Figure 7. Z16C01/Z16C03 General-Purpose Registers

Figure 8. Z16C02 General-Purpose Registers

#### **STACKS**

The Z16C01, Z16C02 and Z16C03 can use stacks located anywhere in memory. Call and return instructions as well as interrupts and traps use implied stacks. The distinction between normal and system stacks separates system information from the application program information. Two stack pointers are available: the system stack pointer and the normal stack pointer. Because they are part of the general- purpose register group, the user can

manipulate the stack pointers with any instruction available for register operations.

In the the Z16C01/3, the register pair RR14 is the implied stack pointer. Register R14 contains the 16-bit offset. In the Z16C02, register R15 is the implied 16-bit stack pointer.

#### REFRESH

The Z16C00 CPU contains a counter that can be used to automatically refresh dynamic memory. The refresh counter register consists of a 9-bit row counter, a 6-bit rate counter, and an enable bit (Figure 9). The 9-bit row counter can address up to 256 rows and is incremented by two each time the rate counter reaches end-of-count. The rate counter determines the time between successive refreshes. It consists of a programmable 6-bit modulo-n prescaler (n = 1 to 64), driven at one-fourth the CPU clock rate. The refresh

period can be programmed by 1 to 64  $\mu$ s with a 4 MHz clock. Refresh can be disabled by programming the refresh enable/disable bit




Figure 9. Refresh Counter

## PROGRAM STATUS INFORMATION

This group of status registers contains the program counter, flags, and control bits. When an interrupt or trap occurs, the entire group is saved and a new program status group is loaded.

Figure 10 illustrates how the program status groups of the Z16C01/3 and Z16C02 differ. In the nonsegmented Z16C02, the program status group consists of two words: the program counter (PC), and the flag and control word (FCW). In the segmented Z16C01/3, the program status group consists of four

words: a two-word program counter, the flag and control word, and an unused word reserved for future use. Seven bits of the first PC word designate one of the 128 memory segments. The second word supplies the 16-bit offset that designates a memory location within the segment.

With the exception of the segment enable bit in the Z16C01 program status group, the flags and control bits are the same for all CPUs.




Figure 10. Z16C00 CPU Special Registers

### INTERRUPT AND TRAP STRUCTURE

Z16C01/3 Program Status Area Pointer

The Z16C00 provides a very flexible and powerful interrupt and trap structure. Interrupts are external asynchronous events requiring CPU attention, and are generally triggered by peripherals needing service. Traps are synchronous events resulting from the execution of certain instructions. Both are processed in a similar manner by the CPU.

The CPU supports three types of interrupts (non-maskable, vectored, and non-vectored) and four traps [system call, Extended Process Architecture (EPA) instruction, privileged instructions, and segmentation trap]. The vectored and non-vectored interrupts are maskable. Of the four traps, the only external one is the segmentation trap, which is generated by the Z8010.

The remaining traps occur when instructions limited to the system mode are used in the normal mode, or as a result of the System Call instruction, or for an EPA instruction. The descending order of priority for traps and interrupts is: internal traps, nonmaskable interrupt, segmentation trap, vectored interrupt, and non-vectored interrupt.

When an interrupt or trap occurs, the current program status is automatically pushed on the system stack. The program status consists of the processor status (PC and FCW) plus a 16-bit identifier. The identifier contains the reason or source

of the trap or interrupt. For internal traps, the identifier is the first word of the trapped instruction. For external traps or interrupts, the identifier is the vector on the data bus read by the CPU during the interrupt-acknowledge or trapacknowledge cycle.

After saving the current program status, the new program status is automatically loaded from the program status area in system memory. This area is designated by the program status area pointer (PSAP).

#### **DATA TYPES**

Z16C00 instructions can operate on bits, BCD digits (4 bits), bytes (8 bits), words (16 bits), long words (32 bits), and byte strings and word strings (up to 64 kilobytes long). Bits can be set, reset, and tested; digits are used in BCD arithmetic operations; bytes are used for characters or small integer values; words are used for integer values, instructions and nonsegmented addresses; long words are used for long integer values and segmented addresses. All data elements

except strings can reside either in registers or memory. Strings are stored in memory only.

The basic data element is the byte. The number of bytes used when manipulating a data element is either implied by the operation or—for strings and multiple register operations—explicitly specified in the instruction.

## SEGMENTATION AND MEMORY MANAGEMENT

High-level languages, sophisticated operating systems, large programs and data bases, and decreasing memory prices are all accelerating the trend toward larger memory requirements in microcomputer systems. The Z16C01 meets this requirement with an eight megabyte addressing space. This large address space is directly accessed by the CPU using a segmented addressing scheme and can be managed by the Z8010 Memory Management Unit.

#### Segmented Addressing

A segmented addressing space—compared with linear addressing-is closer to the way a programmer uses memory because each procedure and data space resides in its own segment. The 8 megabytes of Z16C01 addressing space is divided into 128 relocatable segments up to 64 kilobytes each. A 23-bit segmented address uses a 7-bit segment address to point to the segment, and a 16-bit offset to address any location relative to the beginning of the segment. The two megabytes of 16C03 addressing space is divided into 32 relocatable segments up to 64 kilobytes each. A 21-bit segmented address uses a 5-bit segment address to point to the segment, and a 16-bit offset to address any location relative to the beginning of the segment. The two parts of the segmented address may be manipulated separately. The segmented Z16C01 and Z16C03 can be run by any code written for the nonsegmented Z16C02 in any one of its 128 segments, provided it is set to the nonsegmented mode.




Figure 11. Logical-to-Physical Address
Translation

In hardware, segmented addresses are contained in a register pair or a long-word memory location. The segment number and offset can be manipulated separately or together by all the available word and long-word operations.

When contained in an instruction, a segmented address has two different representations: long offset and short offset. The long offset occupies two words, whereas the short offset requires only one and combines in one word the 7-bit segment number with an 8-bit offset (range 0-256). The short offset mode allows very dense encoding of addresses and minimizes the need for long addresses required by direct accessing of this large address space.

#### **Memory Management**

The addresses manipulated by the programmer, used by the instructions and output by the Z16C01/3, are called logical addresses. The Memory Management Unit takes the *logical* addresses and transforms them into the *physical* addresses required for addressing the memory (Figure 11). This address transformation process is called relocation. Segment relocation makes user software addresses independent of the physical memory so the user is freed from specifying

where information is actually located in the physical memory.

The relocation process is transparent to user software. A translation table in the Memory Management Unit associates the 7-bit segment number with the base address of the physical memory segment. The 16-bit offset is added to the physical base address to obtain the actual physical address. The system may dynamically reload translation tables as tasks are created, suspended, or changed.

In addition to supporting dynamic segment relocation, the Memory Management Unit also provides segment protection and other segment management features. The protection features prevent illegal uses of segments, such as writing into a write-protected zone.

Each Memory Management Unit stores 64 segment entries that consist of the segment base address, its attributes, size, and status. Segments are variable in size from 256 bytes to 64 kilobytes in increments of 256 bytes. Pairs of Management Units support the 128 segment numbers available for each of the six CPU address spaces. Within an address space, several Management Units can be used to create multiple translation tables.

## **EXTENDED PROCESSING ARCHITECTURE**

The Zilog Extended Processing Architecture (EPA) provides an extremely flexible and modular approach to expanding both the hardware and software capabilities of the Z16C00 CPU Features of the EPA include:

- Specialized instructions for external processors or software traps may be added to CPU instruction set.
- Increases throughput of the system by using up to four specialized external processors in parallel with the CPU.
- Permits modular design of Z16C00-based systems.
- Provides easy management of multiple microprocessor configurations via "single instruction stream" communication.
- Simple interconnection between extended processing units and Z16C00 CPU requires no additional external supporting logic.
- Supports debugging of suspect hardware against proven software.
- Standard features on all Zilog Z16C00 CPUs.

Specific benefits include:

- EPUs can be added as the system grows and as EPUs with specialized functions are developed.
- Control of EPUs is accomplished via a "single instruction stream" in the Z16000 CPU, eliminating many significant system software and bus contention management obstacles that occur in other multiprocessor (e.g., master-slave) organization schemes.

The processing power of the Zilog Z16C00 16-bit microprocessor can be boosted beyond its intrinsic capability by Extended Processing Architecture. Simply stated, EPA allows the Z16C00 CPU to accommodate up to four Extended Processing Units (EPUs), which perform specialized functions in parallel with the CPU's main instruction execution stream (Figure 12).

The use of extended processors to boost the main CPU's performance capability has been proven with large mainframe computers and minicomputers. In these systems, specialized functions such as array processing, special input/output processing, and data communications processing are typically assigned to extended processor hardware. These extended processors are complex computers in their own right.

The Zilog Extended Processing Architecture combines the best concepts of these proven performance boosters with the latest in high-density MOS integrated-circuit design. The result is an elegant expansion of design capability—a powerful microprocessor architecture capable of connecting single-chip EPUs that permits very effective parallel processing and makes for a smoothly integrated instruction stream from the Z16C00 programmer's point of view. A typical addition to the current Z16C00 instruction set is a set of Floating Point Instructions.

The Extended Processing Units connect directly to the Z16C00 Bus (Z-BUS) and continuously monitor the CPU instruction stream. When an extended instruction is detected, the appropriate EPU responds, obtaining or

placing data or status information on the Z-BUS using the Z16000-generated control signals and performing its function as directed.

The Z16C00 CPU is responsible for instructing the EPU and delivering operands and data to it. The EPU recognizes instructions intended for it and executes them, using data supplied with the instruction and/or data within its internal registers. There are four classes of EPU instructions.

- Data transfers between main memory and EPU registers
- Data transfers between CPU registers and EPU registers
- EPU internal operations
- Status transfers between the EPUs and the Z16C00 CPU Flag and Control Word register (FCW)

Four **Z16C00** addressing modes may be utilized with transfers between EPU registers and the CPU and main memory:

- Register
- Indirect Register
- Direct Address
- Index

In addition to the hardware-implemented capabilities of the Extended Processing Architecture, there is an extended instruction trap mechanism to permit software simulation of EPU functions. A control bit in the Z16C00 FCW register indicates whether actual EPUs are present or not. If not, when an extended instruction is detected, the Z16C00 traps on the instruction, so that a software "trap handler" can emulate the desired EPU function—a very useful

development tool. The EPA software trap routine supports the debugging of suspect hardware against proven software. This feature will increase in significance as designers become familiar with the EPA capability of the Z16C00 CPU.

This software trap mechanism facilitates the design of systems for later addition of EPUs: initially, the extended function is executed as a trap subroutine; when the EPU is finally attached, the trap subroutine is eliminated and the EPA control bit is set. Application software is unaware of the change.

Extended Processing Architecture also offers protection against extended instruction overlapping. Each EPU connects to the **Z16C00** CPU via the STOP line so that if an EPU is requested to perform a second extended instruction function before it has completed the previous one, it can put the CPU into the Stop/Refresh state until execution of the previous extended instruction is complete.

EPA and CPU instruction execution are shown in Figure 13. The CPU begins operation by fetching an instruction and determining whether it is a CPU or an EPU command. The EPU meanwhile monitors the Z-BUS for its own instructions. If the CPU encounters an EPU command, it checks to see whether an EPU is present; if not, the EPU may be simulated by an EPU instruction trap software routine; if an EPU is present, the necessary data and/or address is placed on the Z-BUS. If the EPU is free when the instruction and data for it appear, the extended instruction is executed. If the EPU is still processing a previous instruction, it activates the CPU's STOP line to lock the CPU off at the Z-BUS until execution is complete. After the instruction is finished, the EPU deactivates the STOP line and CPU transactions continue.





Figure 12. Typical Extended Processor Configuration



 $\ensuremath{\Delta}$  data or addresses are placed on the Bus and used by the EPU in the execution of an instruction.

Figure 13. EPA and Z16C00 CPU Instruction Execution

#### INPUT/OUTPUT

A set of I/O instructions performs 8-bit or 16-bit transfers between the CPU and I/O devices. I/O devices are addressed with a 16-bit I/O port address. The I/O port address is similar to a memory address; however, I/O address space need not be part of the memory address space. I/O port and memory addresses coexist on the same bus lines and they are distinguished by the status outputs.

Two types of I/O instructions are available: standard and special. Each has its own address space. The I/O instructions include a comprehensive set of In, Out, and Block I/O instructions for both bytes and words. Special I/O instructions are used for loading and unloading the Memory Management Unit. The status information distinguishes between standard and special I/O references.

## **MULTI-MICROPROCESSOR SUPPORT**


Multi-microprocessor systems are supported in hardware and software. A pair of CPU pins is used in conjunction with certain instructions to coordinate multiple microprocessors. The Multi-Micro Out pin issues a request for the resource, while the Multi-Micro In pin is used to recognize the state of the resource. Thus, any CPU in a multiple microprocessor system can exclude all other asynchronous CPUs from a critical shared resource.

Multi-microprocessor systems are supported in software by the instructions Multi-Micro Request, Test Multi-Micro In. Set Multi-Micro Out, and Reset Multi-Micro Out. In addition, the eight megabyte CPU address space is beneficial in multiple microprocessor systems that have large memory requirements.

#### ADDRESSING MODES

The information included in Z16C00 instructions consists of the function to be performed, the type and size of data elements to be manipulated, and the location of the data elements. Locations are designated by register addresses, memory addresses, or I/O addresses. The addressing mode of a given instruction defines the address space it references and the method used to compute the address itself. Addressing modes are explicitly specified or implied by the instruction.

Figure 14 illustrates the eight addressing modes: Register (R), Immediate (IM), Indirect Register (IR), Direct Address (DA), Index (X), Relative Address (RA), Base Address (BA), and Base Index (BX). In general, an addressing mode explicitly specifies either register address space or memory address space. Program memory address space and I/O address space are usually implied by the instruction.



<sup>•</sup> 

Figure 14. Addressing Modes

## **INSTRUCTION SET SUMMARY**

The Z16C00 provides the following types of instructions:

- Load and Exchange
- Arithmetic
- Logical
- Program Control

- Bit Manipulation
- Rotate and Shift
- Block Transfer and String Manipulation
- Input/Output
- CPU Control

## **LOAD AND EXCHANGE**

						Cycles*			
	_	Addr.		ord, By			ong Wo		
Mnemonics	Operands	Modes	NS	SS	SL	NS	SS	SL	Operation
CLR	dst	R	7	7	7				Clear
CLRB		IR	8	8	8				dst ← 0
		DA	11	12	14				
		X	12	12	15				
EX	R, src	R	6	6	6				Exchange
EXB		IR	12	12	12				R ++ src
		DA	15	16	18				
		X	16	16	19				
LD	R, src	R	3	3	3	5	5	5	Load into Register
LDB		IM	7	7	7	11	11	11	R ← src
LDL		IM	-	yte only					3.0
		IR.	7	7	, 7	11	11	11	
		DA	9	10	12	12	13	15	
		X	10	10	13	13	13	16	
		BA	14	14	14	17	17	17	
		вх	14	14	14	17	17	17	
LD	dst, R	IR .	8	8	8	11	11	11	Load into Memory (Store)
LDB	,	DA	11	12	14	14	15	17	dst ← R
LDL		X	12	12	15	15	15	18	dSt 11
		BA	14	14	14	17	17	17	
		вх	14	14	14	17	17	11	
LD	dst, IM	IR	11	11	11				Load Immediate into Memory
LDB	GGE, 1141	DA	14	15	17				dst ← IM
		X	15	15	18				USL - IIVI
LDA	R, src	DA	12	13	15				Load Address
	71, 510	X	13	13	16				R ← source address
		BA	15	15	15				Tr Source address
		BX	15	15	15				
LDAR	R, src	RA	15	15	15				Load Address Relative
	11, 510	, ,, ,	,,,	10	15				R ← source address
LDK	R, src	IM	5	5	5				Load Constant
	, 5.5	****	J	Ü	J				R ← n (n = 0 15)
LDM	R, src. n	IR	11	11	11 +	3n			Load Multiple
		DA	14	15	17 +				R ← src (n consecutive words)
		X	15	15	18 +	3n			(n = 1 16)
*NS = Non-segme	inted SS = Sec	mented Short	Offset	St = S	enmente	ed Long (	Offset		

12

## LOAD AND EXCHANGE (Continued)

		Addr.	w	ord. By		Cycles*	ong Wo	rci	
Mnemonics	Operands	Modes	NS	SS	SL	NS	SS	SL	Operation
LDM	dst. R. n	IR.	11	11	11 +	- 3n			Load Multiple (Store Multiple
		DA	14	15	17 +	- <b>3</b> n			dst - R (n consecutive words)
		X	15	15	18 +	- <b>3</b> n			(n = 1 16)
LDR	R. src	RA	14	14	14	17	17	17	Load Relative
LDRB									R ← src
LDRL									(range - 32768 + 32767)
LDR	dst, R	RA	14	14	14	17	17	17	Load Relative (Store Relative
LDRB									dst ← R
LDRL									(range - 32768 + 32767)
POP	dst, IR	R	8	8	8	12	12	12	Pop
POPL		IR	12	12	12	19	19	19	dst ← IR
		DA	16	16	18	23	23	25	Autoincrement contents of R
		X	16	16	19	23	23	26	
PUSH	IR, src	R	9	9	9	12	12	12	Push
PUSHL		IM	12	12	12	19	19	19	Autodecrement contents of R
		IR	13	13	13	20	20	20	IR ← src
		DA	14	14	16	21	21	23	
		X	14	14	17	21	21	24	
ARITHMET	R, src	R	5	5	5				Add with Carry  R ← R + src + carry
ADC ADCB	R, src	· · · · · · · · · · · · · · · · · · ·							R ← R + src + carry
ADC ADCB		R	4	4	4	8	8	8	R ← R + src + carry  Add
ADC ADCB ADD ADDB	R, src	R	4 7	4 7	4 7	14	14	14	R ← R + src + carry
	R, src	R IM IR	4 7 7	4 7 7	4 7 7	14 14	14 14	14 14	R ← R + src + carry  Add
ADC ADCB ADD ADDB	R, src	R	4 7	4 7	4 7	14	14	14	R ← R + src + carry  Add
ADC ADCB ADD ADDB ADDL	R, src	R IM IR DA X	4 7 7 9	4 7 7 10 10	4 7 7 12 13	14 14 15 16	14 14 16 16	14 14 18 19	Add R ← R + src + carry
ADC ADCB ADD ADDB ADDB ADDL	R, src	R IM IR DA X	4 7 7 9 10	4 7 7 10 10	4 7 7 12 13	14 14 15 16	14 14 16 16	14 14 18 19	Add R ← R + src + carry Add Compare with Register
ADC ADCB ADD ADDB ADDL CP CPB	R, src	R IM IR DA X R	4 7 7 9 10 4 7	4 7 7 10 10	4 7 7 12 13 4 7	14 14 15 16 8 14	14 14 16 16 8 14	14 14 18 19 8 14	Add R ← R + src + carry
ADC ADCB ADD ADDB ADDL CP CPB	R, src	R IM IR DA X R IM IR	4 7 7 9 10 4 7	4 7 7 10 10 4 7	4 7 7 12 13 4 7	14 14 15 16 8 14	14 14 16 16 8 14	14 14 18 19 8 14	Add R ← R + src + carry Add Compare with Register
ADC ADCB ADD ADDB ADDL CP CPB	R, src	R IM IR DA X R	4 7 7 9 10 4 7	4 7 7 10 10	4 7 7 12 13 4 7	14 14 15 16 8 14	14 14 16 16 8 14	14 14 18 19 8 14	Add R ← R + src + carry Add Compare with Register
ADC ADCB ADD ADDB	R, src	R IM IR DA X R IM IR	4 7 7 9 10 4 7 7	4 7 7 10 10 4 7 7	4 7 7 12 13 4 7 7	14 14 15 16 8 14 14	14 14 16 16 8 14 14	14 14 18 19 8 14 14 18	Add R+R+src+carry  Add R+R+src  Compare with Register R-src
ADC ADCB ADD ADDB ADDL  CP CPB CPL	R, src R, src	R IM IR DA X IR	4 7 7 9 10 4 7 7 9 10	4 7 7 10 10 4 7 7 10 10	4 7 7 12 13 4 7 7 12 13	14 14 15 16 8 14 14	14 14 16 16 8 14 14	14 14 18 19 8 14 14 18	Add R + R + src + carry  Add R + R + src  Compare with Register R - src  Compare with Immediate
ADC ADCB  ADD ADDB ADDL  CP CPB CPL	R, src R, src	R IM IR DA X R IM IR DA X	4 7 7 9 10 4 7 7 9	4 7 7 10 10 4 7 7 10	4 7 7 12 13 4 7 7 12 13	14 14 15 16 8 14 14	14 14 16 16 8 14 14	14 14 18 19 8 14 14 18	Add R+R+src+carry  Add R+R+src  Compare with Register R-src
ADC ADCB ADD ADDB ADDL CP CPB CPL	R, src R, src	R IM IR DA X R IM IR DA X IR DA	4 7 7 9 10 4 7 7 9 10	4 7 7 10 10 4 7 7 10 10	4 7 7 12 13 4 7 7 12 13	14 14 15 16 8 14 14	14 14 16 16 8 14 14	14 14 18 19 8 14 14 18	Add R + R + src + carry  Add R + R + src  Compare with Register R - src  Compare with Immediate
ADC ADCB  ADD ADDB ADDL  CP CPB CPL	R, src R, src R, src	R IM IR DA X R IM IR DA X IR	4 7 9 10 4 7 7 9 10 11 14 15	4 7 7 10 10 4 7 7 10 10	4 7 7 12 13 4 7 7 12 13 11 17 18	14 14 15 16 8 14 14	14 14 16 16 8 14 14	14 14 18 19 8 14 14 18	Add R + R + src + carry  Add R + R + src  Compare with Register R - src  Compare with Immediate dst - IM
ADC ADCB  ADD ADDB ADDL  CP CPB CPL  CP CPB CPB CPB CPB CPB	R, src R, src dst, IM	R IM IR DA X IR DA X R	4 7 7 9 10 4 7 7 9 10 11 14 15	4 7 7 10 10 4 7 7 10 10 11 15 15	4 7 7 12 13 4 7 7 12 13 11 17 18	14 14 15 16 8 14 14	14 14 16 16 8 14 14	14 14 18 19 8 14 14 18	Add R + R + src + carry  Add R + R + src  Compare with Register R - src  Compare with Immediate dst - IM  Decimal Adjust
ADC ADCB  ADD ADDB ADDL  CP CPB CPL  CP CPB CPB CPB CPB CPB CPB CPB CPB CPB	R, src R, src dst, IM	R IM IR DA X IR DA X R R R R	4 7 7 9 10 4 7 7 9 10 11 14 15 5	4 7 7 10 10 4 7 7 10 10 11 15 15	4 7 7 12 13 4 7 7 12 13 11 17 18	14 14 15 16 8 14 14	14 14 16 16 8 14 14	14 14 18 19 8 14 14 18	Add R+R+src+carry  Add R+R+src  Compare with Register R-src  Compare with Immediate dst-IM  Decimal Adjust  Decremented by n

<sup>\*</sup>NS = Non-segmented SS = Segmented Short Offset

SL = Segmented Long Offset

## ARITHMETIC (Continued)

		A		D.		Cycles			
Mnemonics	Operands	Addr. Modes	NS	Vord, By SS	rte SL	NS.	ong Wo SS	ord SL	Operation
DIV	R, src	R	107	107	107	744	744	744	Divide (signed)
DIVL		IM	107	107	107	744	744	744	Word: $R_{n+1} \leftarrow R_{n,n+1} + src$
		IR DA	107	107	107	744	744	744	R <sub>n</sub> ← remainder
		DA X	108 109	109	111 112	745 746	746 746	748 749	Long Word: R <sub>n+2,n+3</sub> ←R <sub>nn+3</sub> +sro R <sub>n,n+2</sub> ← remainder
EXTS	dst	R	11	11	11	11	11	11	Extend Sign
EXTSB									Extend sign of low order half of dst
EXTSL									through high order half of dst
INC	dst. n	R	4	4	4				Increment by n
INCB		IR	11	11	11				dst ← dst + n
		DA	13	14	16				(n = 116)
		X	14	14	17				,
MULT	R, src	R	70	70	70	282 <sup>†</sup>	282†	282†	Multiply (signed)
MULTL		IM	70	70	70	282†	282†	282†	Word: $R_{n,n+1} \leftarrow R_{n+1} \bullet \text{src}$
		IR	70	70	70	282†	282†	282†	Long Word: R <sub>n n+3</sub> + R <sub>n+2,n+3</sub>
		DA	71	72	74	283†	284†	286†	†Plus seven cycles for each 1 in the
		X	72	72	75	284†	284†	287†	multiplicand
NEG	dst	R	7	7	7				Negate
NEGB		IR	12	12	12				dst ← 0 – dst
		DA	15	16	18				430 6 430
		Х	16	16	19				
SBC	R, src	R	5	5	5				Subtract with Carry
SBCB	,,	• • •		ŭ	Ü				R ← R – src – carry
SUB	R. src	R	4	4	4	8	8	8	Subtract
SUBB		IM	7	7	7	14	14	14	R ← R − src
SUBL		IR	7	7	7	14	14	14	11 11 310
		DA	9	10	12	15	16	18	
		X	10	10	13	16	16	19	
LOGICAL									
AND	R. src	R	4	4	4				AND
ANDB		IM	7	7	7				R ← R AND src
		IR	7	7	7				
		DA	9	10	12				
		Х	10	10	13				
COM	dst	R	7	7	7				Complement
СОМВ		IR	12	12	12				dst ← NOT dst
		DA	15	16	18				
		X	16	16	19				
OR	R, src	R	4	4	4				OR
ORB		IM	7	7	7				R ← R OR src
		IR	7	7	7				
		DA	9	10	12				
		X	10	10	13				
*NS = Non-segmente	d SS = Segr	nented Short	Offset	SL = S	egmente	ed Long (	Offset		

14

## LOGICAL (Continued)

		Addr.	W	ord, By	Ciock ( te	•	ong Wo	rd	
Mnemonics	Operands	Modes	NS	SS	SL	NS	SS	SL	Operation
TCC TCCB	cc, dst	R	5	5	5				Test Condition Code Set LSB if cc is true
TEST TESTB	dst	R IR	7	7 8	7	13 13	13 13	13 13	Test dst OR 0
TESTL		DA X	11 12	12 12	14 15	16 17	17 17	19 20	
XOR XORB	R, src	R IM	4 7	4 7	4 7				Exclusive OR R ← R XOR src
		IR DA X	7 9 10	7 10 10	7 12 13				
PROGRAM	CONTROL								
CALL	dst	IR DA X	10 12 - 13	15 18 18	15 20 21				Call Subroutine Autodecrement SP @ SP ← PC PC ← dst
CALR	dst	RA	10	10	15	·			Call Relative Autodecrement SP  @ SP + PC PC+PC + dst (range - 4094 to + 4096)
DJNZ DBJNZ	R, dst	RA	11	11	11				Decrement and Jump if Non-Zero R ← R − 1 If R ≠ 0: PC+PC + dst(range − 254 to 9
IRET <sup>†</sup>	_	_	13	13	16				Interrupt Return PS ← @ SP Autoincrement SP
JP	cc, dst	IR IR DA X	10 7 7 8	10 7 8 8	15 7 10 11	(	(taken) not take		Jump Conditional If cc is true: PC ← dst
JR	cc, dst	RA	6	6	6				Jump Conditional Relative  If cc is true: PC ← PC + dst  (range - 256 to + 254)
RET	cc	_	10 7	10 7	13 7	(	(taken) (not take		Return Conditional If cc is true: PC ← @ SP Autoincrement SP
sc	src	IM	33	33	39				System Call Autodecrement SP @ SP ← old PS Push instruction PS ← System Call PS

<sup>15</sup> 

## **BIT MANIPULATION**

		Addr.							
Mnemonics	Operands	Modes	NS	ord, By SS	te SL	NS	ong Wor SS	SL	Operation
	dst. b	R	4	4	4				
BIT BITB	OSI, D	IR	8	8	8				Test Bit Static Z flag ← NOT dst bit specified by b
DITE		DA	10	11	13				Z hag — NOT dist bit specified by b
		X	11	11	14				
					- 10				
BIT	dst, R	R	10	10	10				Test Bit Dynamic
ВІТВ									Z flag ← NOT dst bit specified by
									contents of R
RES	dst. b	R	4	4	4				Reset Bit Static
RESB		IR	11	11	11				Reset dst bit specified by b
		DA	13	14	16				
		Х	14	14	17				
RES	dst. R		10	10	10				Reset Bit Dynamic
RESB	331,11		, 0						Reset dst bit specified by contents l
SET	dst. b	R	4	4	4				Set Bit Static
SETB		IR	11	11	11				Set dst bit specified by b
		DA	13	14	16				
		X	14	14	17			,	
SET	dst, R	R	10	10	10				Set Bit Dynamic
SETB									Set dst bit specified by contents of I
TSET	dst	R	7	7	7			•	Test and Set
TSETB		IR	11	11	11				S flag ← MSB of dst
		DA	14	15	17				dst ← all 1s
		X	15	15	18				
ROTATE AN	D SHIFT								
RL	dst, n	R		o for n =	1				Rotate Left
RLB	usi, ii	R		for n = .					by n bits $(n = 1, 2)$
		-							
RLC	dst, n	R		of for n =					Rotate Left through Carry
RLCB		R	7	for n =	2				by n bits $(n = 1, 2)$
RLDB	R, src	R	9	9	9				Rotate Digit Left
RR	dst, n	R	e	oforn=	1				Rotate Right
RRB		R	7	for n =	2				by n bits $(n = 1, 2)$
RRC	dst. n	R	6	oforn=	1			•	Rotate Right through Carry
RRCB	- ****	R		for n = :					by n bits $(n = 1, 2)$
RRDB	R, src	R	9	9	9				Rotate Digit Right
SDA	dst, R	R	(	15 + 3 r	 1)		15 + 3 n	 )	Shift Dynamic Arithmetic
SDAB	-311		`	_ , _ ,	•	`		,	Shift dst left or right by
SDAL									contents of R
SDL	dst, R	R		15 + 3 r	2)	,	15 + 3 n	١	Shift Dynamic Logical
SDLB	ust, n	n	(	10 + 31	עי	(	15 T 511	'	Shift dist left or right by
SDLB									• '
									contents of R

16

## **ROTATE AND SHIFT** (Continued)

		Addr.	Word, Byte	3	Long Wo	rd	
Mnemonics	Operands	Modes	NS SS	SL	NS SS	SL	Operation
SLA SLAB SLAL	dst, n	R	(13 + 3 n)		(13 + 3 r	1)	Shift Left Arithmetic by n bits
SLL SLLB SLLL	dst. n	R	(13 + 3 n)		(13 + 3 r	))	Shift Left Logical by n bits
SRA SRAB SRAL	dst. n	R	(13 + 3 n)		(13 + 3 r	)	Shift Right Arithmetic by n bits
SAL SALB SALL	dst. n	R	(13 + 3 n)		(13 + 3 r	)	Shift Right Logical by n bits
BLOCK TR	ANSFER AND	STRIN	G MANIPUL	ATIC	ON		
CPD CPDB	R <sub>x</sub> .src.R <sub>Y</sub> .cc	IR	20 20	20			Compare and Decrement  R <sub>X</sub> - src  Autodecrement src address  R <sub>Y</sub> ← R <sub>Y</sub> - 1
CPDR CPDRB	R <sub>X</sub> .src.R <sub>Y</sub> .cc	IR	(11 + 9 n)				Compare, Decrement, and Repeat $R_X$ – src Autodecrement src address $R_Y \leftarrow R_Y - 1$ Repeat until cc is true or $R_Y = 0$
CPI CPIB	R <sub>X</sub> .src.R <sub>Y</sub> .cc	ΙR	20 20	20			Compare and Increment  R <sub>X</sub> − src  Autoincrement src address  R <sub>Y</sub> ← R <sub>Y</sub> − 1
CPIR CPIRB	R <sub>X</sub> .src,R <sub>Y</sub> .cc	IR	(11 + 9 n)				Compare, Increment, and Repeat $R_X$ – src Autoincrement src address $R_Y \leftarrow R_Y - 1$ Repeat until cc is true or $R_Y = 0$
CPSD CPSDB	dst,src.R.cc	IR	25 25	25			Compare String and Decrement dst − src Autodecrement dst and src addresse R ← R − 1
CPSDR CPSDRB	dst.src.R.cc	ΙĤ	(11 + 14 n)				Compare String, Decrement, and Repeat dst - src Autodecrement dst and src addresse R ← R - 1 Repeat until cc is true or R = 0

Clock Cycles\*

## **BLOCK TRANSFER AND STRING MANIPULATION (Continued)**

						Cycles*			
Mnemonics	Operands	Addr. Modes	NS NS	ord, By SS	te SL	NS NS	ong Wo SS	rd SL	Operation
CPSI CPSIB	dst,src,R,cc	IR	25	25	25				Compare String and Increment dst − src Autoincrement dst and src addresses R ← R − 1
CPSIR CPSIRB	dst,src,R,cc	IR	(1	1 + 14 i	n)				Compare String, Increment and Repeat dst - src Autoincrement dst and src addresses R ← R - 1 Repeat until cc is true or R = 0
LDD LDDB	dst,src,R	IR	20	20	20		•		Load and Decrement  dst ← src  Autodecrement dst and src addresses  R ← R − 1
LDDR LDDRB	dst,src,R	IR	(1	1 + 9 n	)				Load, Decrement and Repeat dst ← src Autodecrement dst and src addresses R ← R − 1 Repeat until R = 0
LDI LDIB	dst,src,R	IR	20	20	20				Load and Increment dst ← src Autoincrement dst and src addresses R ← R − 1
LDIR LDIRB	dst,src.R	IR	(1	1 + 9 n	)				Load, Increment and Repeat dst ← src Autoincrement dst and src addresses R ← R − 1 Repeat until R = 0
TRDB	dst,src,R	IR	25	25	25				Translate and Decrement dst ← src (dst) Autodecrement dst address R ← R − 1
TRDRB	dst,src,R	IR	(1	l + 14 r	1)				Translate, Decrement and Repeat dst ← src (dst) Autodecrement dst address R ← R − 1 Repeat until R = 0
TRIB	dst,src,R	IR	25	25	25				Translate and Increment dst ← src (dst) Autoincrement dst address R ← R − 1

<sup>\*</sup>NS = Non-segmented SS = Segmented Short Offset SL = Segmented Long Offset

<sup>\*</sup>Privileged instruction. Executed in system mode only.

## **BLOCK TRANSFER AND STRING MANIPULATION (Continued)**

		Addr.	W	rd, By	Clock (	-	ret.		
Mnemonics	Operands	Modes	NS	SS	SL	NS	ng Wo SS	SL	Operation
TRIRB	dst,src,R	IR	(11	l + 14	n)				Translate, Increment and Repeat dst ← src (dst) Autoincrement dst address R ← R − 1 Repeat until R = 0
TRTDB	src1,src2.R	IR	25	25	25				Translate and Test, Decrement RH1 ← src2 (src1) Autodecrement src 1 address R ← R − 1
TRTDRB	src1,src2.R	IR	(11	+ 14	n)				Translate and Test, Decrement, and Repeat RH1 ← src2 (src1) Autodecrement src1 address R ← R − 1 Repeat until R = 0 or RH1 = 0
TRTIB	src1,src2.R	IR	25	25	25				Translate and Test, Increment RH1 ← src2 (src1) Autoincrement src1 address R ← R - 1
TRTIRB	src1.src2,R	IR	(11	+ 14	n)				Translate and Test, Increment and Repeat RH1 ← src2 (src1) Autoincrement src 1 address R ← R − 1 Repeat until R = 0 or RH1 = 0
INPUT/OUT	PUT								
IN† INB†	R,src	IR DA	10 12	10 12	10 12				Input R ← src
IND <sup>†</sup> INDB <sup>†</sup>	dst,src,R	IR	21	21	21				Input and Decrement dst ← src Autodecrement dst address R ← R − 1
INDR* INDRB†	dst,src.R	IR	(11	+ 10 r	ר)				Input, Decrement and Repeat dst ← src Autodecrement dst address R ← R − 1 Repeat until R = 0
INI <sup>†</sup> INIB <sup>†</sup>	dst,src,R	IR	21	21	21				Input and Increment dst ← src Autoincrement dst address R ← R − 1

## **INPUT/OUTPUT** (Continued)

		A .4 .4			Clock					
Mnemonics	Operands	Addr. Modes	NS	ord, By SS	rte SL	NS LC	ng Wo SS	srd SL	Operation	
INIR† INIRB†	dst.src,R	IR	(1	1 + 10	n)				Input, Increment and Repeat dst ← src Autoincrement dst address R ← R − 1 Repeat until R = 0	
OUT <sup>†</sup> OUTB <sup>†</sup>	dst.R	IR DA	10 12	10 12	10 12				Output dst ← R	
OUTD† OUTDB†	dst.src.R	IR	21	21	21				Output and Decrement dst ← src Autodecrement src address R ← R - 1	
OTDR <sup>†</sup> OTDRB	dst.src,R	IR	(1	1 + 10	n)			,	Output, Decrement and Repea dst ← src Autodecrement src address R ← R - 1 Repeat until R = 0	
OUTI <sup>†</sup> OUTIB <sup>†</sup>	dst.src.R	IR	21	21	21				Output and Increment dst ← src Autoincrement src address R ← R − 1	
OTIR† OTIRB†	dst.src.R	IR	(1	1 + 10	n)		- v.an		Output, Increment, and Repeat dst ← src Autoincrement src address R ← R − 1 Repeat until R = 0	
SIN <sup>†</sup> SINB <sup>†</sup>	R,src	DA	12	12	12				Special Input R ← src	
SIND <sup>†</sup> SINDB <sup>†</sup>	dst.src,R	IR	21	21	21				Special Input and Decrement dst ← src Autodecrement dst address R ← R − 1	
SINDR <sup>†</sup> SINDRB <sup>†</sup>	dst,src.R	IR	11	l + 10 i	<b>ካ</b> )				Special Input, Decrement, and Repeat dst ← src Autodecrement dst address R ← R - 1 Repeat until R = 0	
SINI† SINIB†	dst,src.R	IR	21	21	21				Special Input and Increment dst ← src Autoincrement dst address R ← R − 1	

<sup>\*</sup>NS = Non-segmented SS = Segmented Short Offset SL = Se †Privileged instruction. Executed in system mode only.

## INPUT/OUTPUT (Continued)

			W P		Cycles*			
Mnemonics	Operands	Addr. Modes	Word, B	yte SL	NS L	ong Wo SS	ra SL	Operation
INIR† INIRB†	dst,src,R	IR	(11 + 10	) n)				Input, Increment and Repeat dst ← src Autoincrement dst address R ← R − 1 Repeat until R = 0
OUT <sup>†</sup> OUTB <sup>†</sup>	dst,R	IR DA	10 10 12 12	10 12				Output dst ← R
OUTD†	dst,src,R	IR	21 21	21				Output and Decrement dst ← src Autodecrement src address R ← R − 1
OTDR† OTDRB†	dst.src,R	IR	(11 + 10	n)				Output, Decrement and Repeated the src Autodecrement src address R ← R − 1 Repeat until R = 0
OUTI <sup>†</sup> OUTIB <sup>†</sup>	dst.src,R	IR	21 21	21				Output and Increment dst ← src Autoincrement src address R ← R − 1
OTIR† OTIRB†	dst.src.R	IR	(11 + 10	n)				Output, Increment, and Repeat dst ← src Autoincrement src address R ← R − 1 Repeat until R = 0
SIN <sup>†</sup> SINB <sup>†</sup>	R.src	DA	12 12	12				Special Input R ← src
SIND <sup>†</sup> SINDB <sup>†</sup>	dst.src,R	IR	21 21	21				Special Input and Decrement dst ← src Autodecrement dst address R ← R − 1
SINDR† SINDRB‡	dst,src,R	IR	11 + 10	n)				Special Input, Decrement, and Repeat dst ← src Autodecrement dst address R ← R - 1 Repeat until R = 0
SINI <sup>†</sup> SINIB <sup>†</sup>	dst,src,R	IR	21 21	21				Special Input and Increment dst ← src Autoincrement dst address R ← R − 1

## INPUT/OUTPUT (Continued)

Mnemonics	Operands	Addr. Modes	NS NS	ord, By SS	rte SL	NS NS	ong Wo SS	rd SL	Operation
SINIR† SINIRB†	dst.src.R	IR	(1	1 + 10	n)				Special Input, Increment, and Repeat dst ← src Autoincrement dst address R ← R - 1 Repeat until R = 0
SOUT <sup>†</sup> SOUTB <sup>†</sup>	dst.src	DA	12	12	12	-			Special Output dst ← src
SOUTD! SOUTDB!	dst.src,R	IR	21	21	21				Special Output and Decrement dst ← src Autodecrement src address R ← R − 1
SOTDR <sup>†</sup> SOTDRB <sup>†</sup>	dst.src.R	IR	(1	1 + 10	n)				Special Output, Decrement, and Repeat dst ← src Autodecrement src address R ← R - 1 Repeat until R = 0
SOUTI <sup>†</sup> SOUTIB <sup>†</sup>	dst,src,R	IR	21	21	21				Special Output and Increment dst ← src Autoincrement src address R ← R − 1
SOTIR <sup>†</sup> SOTIRB <sup>†</sup>	dst.src.R	R	(1	† + 10	n)				Special Output, Increment, and Repeat dst ← src Autoincrement src address R ← R − 1 Repeat until R = 0
CPU CONTI	ROL								
COMFLG	flags	_	7	7	7				Complement Flag (Any combination of C, Z, S, P/V)
DI <sup>†</sup>	int	_	7	7	7				Disable Interrupt (Any combination of NVI, VI)
EI <sup>†</sup>	int	_	7	7	7				Enable Interrupt (Any combination of NVI, VI)
HALT <sup>†</sup>	_	_	(8	3 + 3 n)	)				HALT
LDCTL†	CTLR,src	R	7	7	7		· ·		Load into Control Register CTLR ← src
LDCTL†	dst,CTLR	R	7	7	7				Load from Control Register dst CTLR

## **CPU CONTROL** (Continued)

		Addr.	W	ord, By	rte	L	ong Wo	rd	
Mnemonics	Operands	Modes	NS	SS	SL	NS	SS	SL	Operation
LDCTLB	FLGR,src	R	7	7	7		-		Load into Flag Byte Register FLGR ← src
LDCTLB	dst.FLGR	R	7	7	7				Load from Flag Byte Register dst ← FLGR
LDPS†	src	IR DA X	12 16 17	16 20 20	16 22 23				<b>Load Program Status</b> PS ← src
MBIT†	_	<u>-</u>	7	7	7	<u></u>			Test Multi-Micro Bit Set S if MI is Low; reset S if MI is High
MREQ†	dst	R		(12 + n	)				Multi-Micro Request
MRES†	_	_	5	5	5				Multi-Micro Reset
MSET	_	_	5	7	7				Multi-Micro Set
NOP	_	_	7	7	7				No Operation
RESFLG	flag	_	7	7	7				Reset Flag (Any combination of C, Z, S, P/V)
SETFLG	flag	_	7	7	7				Set Flag (Any combination of C, Z, S, P/V)

<sup>\*</sup>NS = Non-segmented SS = Segmented Short Offset SL = Segmented Long Offset

<sup>†</sup>Privileged instruction. Executed in system mode only.

## **CONDITION CODES**

Code	Meaning	Flag Settings	CC Field
F	Always false	_	0000
T	Always true	_	1000
Z	Zero	Z = 1	0110
NZ	Not zero	Z = 0	1110
С	Carry	C = 1	0111
NC	No Carry	C = 0	1111
PL	Plus	S = 0	1101
MI	Minus	S = 1	0101
NE	Not equal	Z = 0	1110
EQ	Equal	Z = 1	0110
OV	Overflow	P/V = 1	0100
NOV	No overflow	P/V = 0	1100
PE	Parity is even	P/V = 1	0100
PO	Parity is odd	P/V = 0	1100
GE	Greater than or equal (signed)	(S XOR P/V) = 0	1001
LT	Less than (signed)	(S XOR P/V) = 1	0001
GT	Greater than (signed)	[Z OR (S XOR P/V)] = 0	1010
LE	Less than or equal (signed)	[Z OR (S XOR P/V)] = 1	0010
UGE	Unsigned greater than or equal	C = 0	1111
ULT	Unsigned less than	C = 1	0111
UGT	Unsigned greater than	[(C = 0) AND (Z = 0)] = 1	1011
ULE	Unsigned less than or equal	(C OR Z) = 1	0011

Note that some condition codes have identical flag settings and binary fields in the instruction: Z = EQ, NZ = NE, C = ULT, NC = UGE, OV = PE, NOV = PO

## STATUS CODE LINES

ST <sub>0</sub> -ST <sub>3</sub>	Definition
0000	Internal operation
0001	Memory refresh
0010	I/O reference
0011	Special I/O reference (e.g., to an MMU)
0100	Segment trap acknowledge
0101	Non-maskable interrupt acknowledge
0110	Non-vectored interrupt acknowledge
0111	Vectored interrupt acknowledge
1000	Data memory request
1001	Stack memory request
1010	Data memory request (EPU)
1011	Stack memory request (EPU)
1100	Program reference, nth word
1101	Instruction fetch, first word
1110	Extension processor transfer
1111	Reserved

## Z16C00 CPU Timing

The Z16C00 CPU executes instructions by stepping through sequences of basic machine cycles, such as memory read or write. I/O device read or write, interrupt acknowledge, and internal execution. Each of these basic cycles requires three to ten clock cycles to execute. Instructions that require more clock cycles to execute are broken up into several machine cycles. Thus no machine cycle is longer than ten clock cycles and fast response to a Bus Request is guaranteed.

The instruction opcode is fetched by a normal memory read operation. A memory refresh cycle can be inserted just after the completion of any first instruction fetch (IF<sub>1</sub>) cycle and can also be inserted while the following instructions are being executed: MULT, MULTL, DIV, DIVL, HALT, all Shift instructions, all Block Move instructions, and the Multi-Micro

Request instruction (MREQ).

The following timing diagrams show the relative timing relationships of all CPU signals during each of the basic operations. When a machine cycle requires additional clock cycles for CPU internal operation, one to five clock cycles are added. Memory and I/O read and write, as well as interrupt acknowledge cycles, can be extended by activating the WAIT input. For exact timing information, refer to the composite timing diagram.

Note that the WAIT input is not synchronized in the Z16C00 and that the setup and hold times for WAIT, relative to the clock, must be met. If asynchronous WAIT signals are generated, they must be synchronized with the CPU clock before entering the Z16C00.

## **MEMORY READ AND WRITE**

Memory read and instruction fetch cycles are identical, except for the status information on the ST3-ST0 outputs. During a memory read cycle, a 16-bit address is placed on the AD15-AD0 output early in the first clock period, as shown in Figure 12. In the Z16C01 and Z16C03, the 7-bit segment number is output on SN6-SN0 (SN4-SN0 in the 16C03) one clock period earlier than the 16-bit address offset.

A valid address is indicated by the rising edge of Address Strobe. Status and mode information become valid early in the memory access cycle and remain stable throughout. The state of the WAIT input is sampled in the middle of the second clock cycle by the falling edge of Clock. If WAIT is

Low, an additional clock period is added between  $T_{\boldsymbol{\varrho}}$  and  $T_3$ .  $\overline{WAIT}$  is sampled again in the middle of this wait cycle, and additional wait states can be inserted: this allows interfacing slow memories. No control outputs change during wait states.

Although **Z16000** memory is word organized, memory is addressed as bytes. All instructions are word-aligned, using even addresses. Within a 16-bit word, the most significant byte  $(D_8 \cdot D_{15})$  is addressed by the low-order address  $(A_0 = Low)$ , and the least significant byte  $(D_0 \cdot D_7)$  is addressed by the high-order address  $(A_0 = High)$ .




Figure 15. Memory Read and Write Timing

## INPUT/OUTPUT

I/O timing is similar to memory read/write timing, except that one wait state is automatically (T<sub>WA</sub>) inserted between T<sub>2</sub> and T<sub>3</sub> (Figure 16). Both the segmented

Z16C01/Z16C03 and the nonsegmented Z16C02 use 16-bit I/O addresses.




Figure 16. Input/Output Timing

## INTERRUPT AND SEGMENT TRAP REQUEST AND ACKNOWLEDGE

The Z16C00 CPU recognizes three interrupt inputs (non-maskable, vectored, and nonvectored) and a segmentation trap input. Any High-to-Low transition on the  $\overline{\text{NMI}}$  input is asynchronously edge detected and sets the internal  $\overline{\text{NMI}}$  latch. The  $\overline{\text{VI}}$ ,  $\overline{\text{NVI}}$ , and  $\overline{\text{SEGT}}$  inputs, as well as the state of the internal NMI latch, are sampled at the end of  $T_2$  in the last machine cycle of any instruction.

In response to an interrupt or trap, the subsequent IF1 cycle is exercised but ignored. The internal state of the CPU is not altered and the instruction will be refetched and executed after the return from the interupt routine. The program counter is not updated, but the system stack pointer is decremented in preparation for pushing start information into the system stack.

The next machine cycle is the interrupt acknowledge cycle.

This cycle has five automatic wait states, with additional wait states possible, as shown in Figure 17.

After the last wait state, the CPU reads the information on  $\mathrm{AD}_{15}$ - $\mathrm{AD}_{0}$  and temporarily stores it, to be saved on the stack later in the acknowledge sequence. This word identifies the source of the interrupt or trap. For the nonvectored and nonmaskable interrupts, all 16 bits can represent peripheral device status information. For the vectored interrupt, the low byte is the jump vector, and the high byte can be extra user status. For the segmentation trap, the *high* byte is the Memory Management Unit identifier and the *low* byte is undefined.

After the acknowledge cycle, the  $N/\overline{S}$  output indicates the automatic change to system mode.




Figure 17. Interrupt and Segment Trap Request/Acknowledge Timing

## STATUS SAVING SEQUENCE

The machine cycles, following the interrupt acknowledge or segmentation trap acknowledge cycle, push the old status information on the system stack in the following order: the 16-bit program counter; the 7-bit segment number Z16C01/Z16C03

(5-bit segment); the flag control word; and finally the interrupt/trap identifier. Subsequent machine cycles fetch the new program status from the program status area, and then branch to the interrupt/trap service routine.

## **BUS REQUEST ACKNOWLEDGE TIMING**

A Low on the BUSREQ input indicates to the CPU that another device is requesting the Address/Data and control buses. The asynchronous BUSREQ input is synchronized at the beginning of any machine cycle (Figure 18). BUSREQ takes priority over WAIT. If BUSREQ is Low, an internal synchronous BUSREQ signal is generated, which—after completion of the current machine cycle—causes the BUSACK output to go Low and all bus outputs to go into the

high-impedance state. The requesting device—typically a DMA—can then control the bus.

When BUSREQ is released, it is synchronized with the rising clock edge; the BUSACK output goes High one clock period later, indicating that the CPU will again take control of the bus.




Figure 18. Bus Request/Acknowledge Timing

#### STOP

The STOP input is sampled by the last falling clock edge immediately preceding any IF<sub>1</sub> cycle (Figure 19) and before the second word of an EPA instruction is fetched. If STOP is found Low during the IF<sub>1</sub> cycle, a stream of memory refresh cycles is inserted after T<sub>3</sub>, again sampling the STOP input on each falling clock edge in the middle of the T<sub>3</sub> states. During the EPA instruction, both EPA instruction words are fetched but any data transfer or subsequent instruction fetch is

postponed until STOP is sampled High. This refresh operation does not use the refresh prescaler or its divide-by-four clock prescaler; rather, it double-increments the refresh counter every three clock cycles. When STOP is found High again, the next refresh cycle is completed, any remaining T states of the IF<sub>1</sub> cycle are then executed, and the CPU continues its operation.






Figure 19. Stop Timing



## **COMPOSITE AC TIMING DIAGRAM**



## **AC CHARACTERISTICS†**

				01/2/3 MHZ		CO1/2/3 MHz
Number	Symbol	Parameter	Min	Max	Min	Max
1	TcC	Clock Cycle Time	100	**	Т	ВD
2	TwCh	Clock Width (High)	40	**		
3	TwCl	Clock Width (Low)	40	**		
4	TfC	Clock Fall Time		10		
5	TrC	Clock Rise Time		10		
6	TdC(SNv)	Clock † to Segment Number Valid (50 pf load)		50		<del> </del>
7	TdC(SNn)	Clock † to Segment Number Not Valid	0			
8	TdC(Bz)	Clock † to Bus Float		50		ŀ
9	TdC(A)	Clock † to Address Valid		50		
10	TdC(Az)	Clock ↑ to Address Float		50		
11	TdA(DR)	Address Valid to Read Data Required Valid		180 *		
12	TsDR(C)	Read Data to Clock ↓ Setup time	20			
13	TaDS(A)	DS ↑ to Address Active	45 *			
14	TdC(DW)	Clock ↑ to Write Data Valid		60		
15	ThDR(DS)	Read Data to DS 1 Hold Time	0			
16	TdDW(DS)	Write Data Valid to DS † Delay	110*			1
17	TdA(MR)	Address Valid to MREQ ↓ Delay	20 *			
18	TdC(MR)	Clock ↓ to MREQ ↓ Delay		50		
19	TwMRh	MREQ Width (High)	80 *			
20	TdMR(A)	MREQ ↓ to Address Not Active	20 *			
21	TdDW(DSW)	Write Data Valid to DS ↓ (Write) Delay	15 *			
22	TdMR(DR)	MREQ ↓ to Read Data Required Valid		140 *		
23	TdC(MR)	Clock ↓ MREQ ↑ Delay		50		
24	TdC(ASf)	Clock ↑ to AS ↓ Delay		35		
25	TdA(AS)	Address Valid to AS↑ Delay	20*			
26	TdC(ASr)	Clock ↓ to AS ↑ Delay		25	-	
27	TdAS(DR)	AS t to Read Data Required Valid		140 *		i
28	TdDS(AS)	DS ↑ to AS ↓ Delay	20 *			
29	TwAS	AS Width (Low)	35 *			
30	TdAS(A)	AS ↑ to Address Not Active Delay	30 *			
31	TdAz(DSR)	Address Float to DS (Read) ↓ Delay	0			
32	TdAS(DSR)	ĀŠ † to DS (Read) ↓ Delay	35*			
33	TdDSR(DR)	DS (Read) ↓ to Read Data Required Valid		80*		
34	TdC(DSr)	Clock ↓ to DS↑ Delay		30		
35	TdDS(DW)	DS t to Write Data Not Valid	25*		,	Ļ

<sup>\*</sup>Clock-cycle time-dependent characteristics. See Footnotes to AC Characteristics. †Units in nanoseconds (ns).

<sup>\*\*</sup> Clock may be stopped

## AC CHARACTERISTICS† (Continued)

			Z16C0 10N			01/2/3 MHz
Number	Symbol	Parameter	Min	Max	Min	Max
36	TdA(DSR)	Address Valid to DS (Read) ↓ Delay	65 *		Т	BD
37	TdC(DSR)	Clock ↑ to DS (Read) ↓ Delay	65	45		
38	Twdsr	DS (Read) Width (Low)	110 *	45		}
39	TdC(DSW)	Clock ↓ to DS (Write) ↓ Delay	110	45		
40	TwDSW	DS (Write) Width (Low)	75 *	45		
41	TdDSI(DR)	DS (I/O) ↓ to Read Data Required Valid		120 *		1
42	TdC(DSf)	Clock I to DS (I/O) I Delay		45		ļ
43	TwDS	DS (I/O) Width (Low)	160*			
44	TdAS(DSA)	AS ↑ to DS (Acknowledge) ↓ Delay	410 *			
45	TdC(DSA)	Clock ↑ to DS (Acknowledge) ↓ Delay		45		
46	TdDSA(DR)	DS (Acknowledge) ↓ to Read Data Required Delay				
47	TdC(S)	Clock to Status Valid Delay		165*		
48	TdS(AS)	Status Valid to AS 1 Delay		50		
49	TsR(C)	RESET to Clock † Setup Time	20 *			
50	ThR(C)	RESET to Clock t Hold Time	35			
			0			
51	TwNMI	NMI Width (Low)	35			
52	TsNMI(C)	NMI to Clock † Setup Time	35			
53	TsVI(C)	Ⅵ. NⅥ to Clock f Setup Time	35			
54	ThVI(C)	Ⅵ, ѾⅥ to Clock f Hold Time	10			
55	TsSGT(C)	SEGT to Clock 1 Setup Time	35			
56	ThSGT(C)	SEGT to Clock † Hold Time	10			
57	TsMI(C)	MI to Clock † Setup Time	35			
58	ThMI(C)	Mi to Clock ↑ Hold Time	0			
59	TdC(MO)	Clock † to MO Delay		50		
60	TsSTP(C)	STOP to Clock   Setup Time	35			
61	ThSTP(C)	STOP to Clock ↓ Hold Time	0			
62	TsW(C)	WAIT to Clock ↓ Setup Time	20			
63	ThW(C)	WAIT to Clock ↓ Hold Time	5			
64	TsBRQ(C)	BUSREQ to Clock ↑ Setup Time	35			
65	ThBRQ(C)	BUSREQ to Clock † Hold Time	5			
66	TdC(BAKr)	Clock † to BUSACK † Delay		35		
<b>6</b> 7	TdC(BAKf)	Clock ↑ to BUSACK ↓ Delay		35		
<b>6</b> 8	TwA	Address Valid Width	50*			
69	TdDS(S)	DS 1 to STATUS Not Valid	30*			Ļ

<sup>\*</sup>Clock-cycle time-dependent characteristics. See Footnotes to AC Characteristics †Units in nanoseconds (ns).

<sup>\*\*</sup> Clock may be stopped

## **FOOTNOTES TO AC CHARACTERISTICS**

Number	Symbol	Z16C01/2/3 10 MHz Equation	Z16C01/2/3 16 MHz Equation
11	TdA(DR)	2TcC + TwCh - <b>60</b> ns	TBD
13	TdDS(A)	TwC  - 20 ns	
16	TdDW(DS)	TcC + TwCh - 30 ns	
17	TdA(MR)	TwCh - 20 ns	
19	TwMRh	TcC - 20 ns	
20	TdMR(A)	TwCl - 20 ns	
21	TdDW(DSW)	TwCh - 25 ns	
22	TdMR(DR)	2TcC - <b>60 ns</b>	
25	TdA(AS)	TwCh - 20 ns	
27	TdAS(DR)	2TcC - <b>60 ns</b>	
28	TdDS(AS)	TwCl - 25 ns	
29	TwAS	TwCh - 5 ns	
30	TdAS(A)	TwCI - 20 ns	
32	TdAS(DSR)	TwCi - 10 ns	
33	TdDSR(DR)	TcC + TwCh - 70 ns	
35	TąDS(DW)	TwCl - 15 ns	
36	TdA(DSR)	TcC - 35 ns	
38	TwDSR	TcC + TwCh - 30 ns	
40	TwDSW	TcC - 25 ns	
41	TdDSI(DR)	2TcC - 80 ns	
43	TwDS	2TcC - 40 ns	
44	TdAS(DSA)	4TcC + TwCi - 30 ns	
46	TdDSA(DR)	2TcC + TwCh - 75 ns	
48	TdS(AS)	TwCh - 20 ns	
68	TwA	TcC - 50 ns	
69	TdDS(s)	TwCl - 10 ns	. ↓

AC Timing Test Conditions

V<sub>OL</sub> = 0.8∨

 $V_{OL} = 0.8V$   $V_{OH} = 2.0V$   $V_{IL} = 0.8V$   $V_{IH} = 2.4V$   $V_{ILC} = 0.45V$   $V_{IHC} = V_{CC} - 0.4V$ 

## **ABSOLUTE MAXIMUM RATINGS**

Voltages on V <sub>cc</sub> with respect to Vss	0.3V to +7.0V
Voltages on all inputs with respect	
to V <sub>ss</sub> 0.3	V to $V_{co}$ +0.3V
Storage Temperature	65° to +150°C


Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above these indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## STANDARD TEST CONDITIONS

The DC characteristics below apply for the following test conditions, unless otherwise noted. All voltages are referenced to GND (0V). Positive current flows into the referenced pin.

Available operating temperature ranges are:

- $S = 0 \,^{\circ}\text{C to} + 70 \,^{\circ}\text{C}$ , +4.5V  $\leq V_{\text{CC}} \leq +5.5\text{V}$
- E = -40°C to +100°C, +4.5V  $\leq$  VCC  $\leq$  +5.5V






The Ordering Information section lists package temperature ranges and product numbers.


## **DC CHARACTERISTICS**

Symbol	Parameter	Min	Max	Unit	Condition
V <sub>CH</sub>	Clock Input High Voltage	V <sub>CC</sub> - 0.4	V <sub>CC</sub> + 0.3	V	Driven by External Clock Generator
$V_{CL}$	Clock Input Low Voltage	-0.3	0.45	V	Driven by External Clock Generator
$V_{IH}$	Input High Voltage	2.0	V <sub>CC</sub> + 0.3	V	,
VIH RESET	Input High Voltage on RESET pin	2.4	V <sub>CC</sub> + 0.3	V	
V <sub>IH NMI</sub>	Input High Voltage on NMI pin	2.4	V <sub>CC</sub> + 0.3	V	
$V_{IL}$	Input Low Voltage	-0.3	0.8	V	
VOH	Output High Voltage	2.4		V	$I_{OH} = -250  \mu A$
VOL	Output Low Voltage		0.4	V	ioi = +2.0 mA
կլ	Input Leakage		± 10	μΑ	0.4≤V <sub>IN</sub> ≤ + 2.4V
IL SEGT	Input Leakage on SEGT pin	- 100	100	μA	
OL	Output Leakage		<u>+</u> 10	<u>μ</u> Α	0.4≤V <sub>IN</sub> ≤ + 2.4V
lcc	V <sub>CC</sub> Power Supply Current		35	mA	10 MHZ

## **PACKAGE INFORMATION**



40-Pin Plastic Dual-In Line Package (DIP)



44-Pin Plastic Chip Carrier (PCC)

#### ORDERING INFORMATION

## Z16C01 CPU 10MHz

48-Pin DIP

Z16C0110PSC

## Z16C02 CPU 10MHz

40-Pin DIP

Z16C0210 PSC

44-Pin PLCC

Z16C0210VSC

#### Z16C03 CPU 10MHz

44-Pin PLCC

Z16C0310VSC

## All parts listed above are Plastic Standard Flow.

#### Package

P = Plastic DIP

V = Plastic Chip Carrier

C = Ceramic DIP

L = Ceramic LCC

## **Longer Lead Time**

F = Plastic Quad Flat Pack

#### Temperature

 $E = -40^{\circ}C$  to + 105°C

 $S = 0^{\circ}C$  to  $70^{\circ}C$ 


#### Speed

 $10 = 10 \, MHz$ 

## **Environmental**

C = Plastic Standard

Example: Z16C0110PSC is a Z16C01 10 MHz, DIP, 0°C to +70°C, Plastic Standard Flow.



## ZILOG DOMESTIC SALES OFFICES AND TECHNICAL CENTERS

## **CALIFORNIA** Agoura ...... 818-707-2160 Tustin......714-838-7800 **COLORADO** Boulder......303-494-2905 **FLORIDA** Largo .......813-585-2533 **GEORGIA ILLINOIS** Schaumburg .......312-517-8080 **NEW HAMPSHIRE** Nashua ...... 603-888-8590 **MINNESOTA NEW JERSEY** OHIO **PENNSYLVANIA TEXAS**

#### INTERNATIONAL SALES OFFICES

CANADA	
Toronto	416-673-0634
GERMANY	
Munich	49-89-672-045
JAPAN	
Tokyo	81-3-587-0528
HONG KONG	
	852-3-723-8979
KOREA	
Seoul	82-2-552-5401
SINGAPORE	
	65-235-7155
TAIWAN	
TAIWAN Taipei	886-2-741-3125
TAIWAN Taipei UNITED KINGDOM	886-2-741-3125

© 1990 by Zilog, Inc. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Zilog.

Seattle 206-523-3591

The information contained herein is subject to change without notice. Zilog will not be responsible for any such changes. Zilog will not be responsible for notifying any user of changes. Zilog assumes no responsibility for the use of any circuitry or other technology embodied in a Zilog product. No patent licenses, industrial property rights, or other rights are implied.

Zilog will not be responsible for any damage to the user that may result from accidents or any other reasons during operations of the products described herein.

All specifications (parameters) are subject to change without notice. Zilog will not be responsible for any such changes. Zilog will not be responsible for notifying any user of changes. The applicable Zilog test documentation will specify which parameters are tested.

Zilog, Inc. 210 Hacienda Ave., Campbell, CA 95008-6609 Telephone (408) 370-8000 TWX 910-338-7621

WASHINGTON