# **MEMORY Un-buffered**

# $1 \text{ M} \times 64 \text{ BIT}$ SYNCHRONOUS DYNAMIC RAM SO DIMM

# MB8501S064AE-100/-84/-67

144-pin, 2 Clock, 1-bank, based on 1 M × 16 BIT SDRAMs with SPD

### **■ DESCRIPTION**

The Fujitsu MB8501S064AE is a fully decoded, CMOS Synchronous Dynamic Random Access Memory (SDRAM) Module consisting of four MB811171622A devices which organized as two banks of 1 M × 16 bits and a 2 K-bit serial EEPROM on a 144-pin glass-epoxy substrate.

The MB8501S064AE features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence.

The MB8501S064AE is optimized for those applications requiring high speed, high performance and large memory storage, and high density memory organizations.

This module is ideally suited for workstations, PCs, laser printers, and other applications where a simple interface is needed.


#### **■ PRODUCT LINE & FEATURES**

Para	ameter	MB8501S064AE-100	MB8501S064AE-84	MB8501S064AE-67		
Clock Frequency		100 MHz max.	84 MHz max.	67 MHz max.		
Burst Mode Cycle Time		10 ns max. (CL = 3) 15 ns max. (CL = 2)	12 ns max. (CL = 3) 17 ns max. (CL = 2)	15 ns max. (CL = 3) 20 ns max. (CL = 2)		
RAS Access Time		54 ns max.	56 ns max.	60 ns max.		
CAS Access Time		24 ns max.	26 ns max.	30 ns max.		
Output Valid from	Clock	8.5 ns max. (CL = 3) 9 ns max. (CL = 2)	8.5 ns max. (CL = 3) 9 ns max. (CL = 2)	9 ns max. (CL = 3) 10 ns max. (CL = 2)		
Power	Burst Mode	1944 mW max. 1800 mW max.		1620 mW max.		
Dissipation	Power Down Mode		28.8 mW max.			

- Unbuffered 144-pin SO-DIMM Socket Type (Lead pitch: 0.8 mm)
- Conformed to JEDEC Standard (2 CLK)
- Organization: 1,048,576 words × 64 bits
- Memory: MB811171622A (1 M × 16, 2-bank) × 4 pcs. Serial Presence Detect (SPD) with Serial EEPROM
- 3.3 V ±0.3 V Supply Voltage
- All input/output LVTTL compatible

- 2048 Refresh Cycle every 32.8 ms
- Auto and Self Refresh
- CKE Power Down Mode
- DQM Byte Masking (Read/Write)
- Module size:
  - 1.0" (height)  $\times$  2.66" (length)  $\times$  0.15" (thick)

## **■ PACKAGE**




## **Package and Ordering Information**

- 144-pin SO-DIMM, order as MB8501S064AE-xxDG (DG = Gold Pad)

## **■ PIN ASSIGNMENTS**

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
1	Vss	49	DQ <sub>13</sub>	97	DQ <sub>22</sub>	2	Vss	50	DQ <sub>45</sub>	98	DQ <sub>54</sub>
3	DQ₀	51	DQ <sub>14</sub>	99	DQ <sub>23</sub>	4	DQ <sub>32</sub>	52	DQ <sub>46</sub>	100	DQ <sub>55</sub>
5	DQ <sub>1</sub>	53	DQ <sub>15</sub>	101	Vcc	6	DQ <sub>33</sub>	54	DQ <sub>47</sub>	102	Vcc
7	DQ <sub>2</sub>	55	Vss	103	<b>A</b> 6	8	DQ <sub>34</sub>	56	Vss	104	A <sub>7</sub>
9	DQ₃	57	N.C.	105	A8	10	DQ <sub>35</sub>	58	N.C.	106	BA <sub>0</sub>
11	Vcc	59	N.C.	107	Vss	12	Vcc	60	N.C.	108	Vss
13	DQ <sub>4</sub>	61	CLK <sub>0</sub>	109	<b>A</b> 9	14	DQ <sub>36</sub>	62	CKEo	110	N.C.
15	DQ <sub>5</sub>	63	Vcc	111	A <sub>10</sub>	16	DQ <sub>37</sub>	64	Vcc	112	N.C.
17	DQ <sub>6</sub>	65	RAS	113	Vcc	18	DQ <sub>38</sub>	66	CAS	114	Vcc
19	DQ <sub>7</sub>	67	WE	115	DQMB <sub>2</sub>	20	DQ <sub>39</sub>	68	N.C.	116	DQMB <sub>6</sub>
21	Vss	69	<del>CS</del> ₀	117	DQMB <sub>3</sub>	22	Vss	70	N.C.	118	DQMB <sub>7</sub>
23	DQMB <sub>0</sub>	71	N.C.	119	Vss	24	DQMB <sub>4</sub>	72	N.C.	120	Vss
25	DQMB <sub>1</sub>	73	N.C.	121	DQ <sub>24</sub>	26	DQMB <sub>5</sub>	74	CLK <sub>1</sub>	122	DQ <sub>56</sub>
27	Vcc	75	Vss	123	DQ <sub>25</sub>	28	Vcc	76	Vss	124	DQ <sub>57</sub>
29	A <sub>0</sub>	77	N.C.	125	DQ <sub>26</sub>	30	Аз	78	N.C.	126	DQ <sub>58</sub>
31	A <sub>1</sub>	79	N.C.	127	DQ <sub>27</sub>	32	A4	80	N.C.	128	DQ <sub>59</sub>
33	A <sub>2</sub>	81	Vcc	129	Vcc	34	<b>A</b> 5	82	Vcc	130	Vcc
35	Vss	83	DQ <sub>16</sub>	131	DQ <sub>28</sub>	36	Vss	84	DQ <sub>48</sub>	132	DQ <sub>60</sub>
37	DQ <sub>8</sub>	85	DQ <sub>17</sub>	133	DQ <sub>29</sub>	38	DQ <sub>40</sub>	86	DQ <sub>49</sub>	134	DQ <sub>61</sub>
39	DQ <sub>9</sub>	87	DQ <sub>18</sub>	135	DQ <sub>30</sub>	40	DQ <sub>41</sub>	88	DQ <sub>50</sub>	136	DQ <sub>62</sub>
41	DQ <sub>10</sub>	89	DQ <sub>19</sub>	137	DQ <sub>31</sub>	42	DQ <sub>42</sub>	90	DQ <sub>51</sub>	138	DQ <sub>63</sub>
43	DQ <sub>11</sub>	91	Vss	139	Vss	44	DQ <sub>43</sub>	92	Vss	140	Vss
45	Vcc	93	DQ <sub>20</sub>	141	SDA	46	Vcc	94	DQ <sub>52</sub>	142	SCL
47	DQ <sub>12</sub>	95	DQ <sub>21</sub>	143	Vcc	48	DQ <sub>44</sub>	96	DQ <sub>53</sub>	144	Vcc



## **■ PIN DESCRIPTIONS**

Symbol	1/0	Function	Symbol	I/O	Function
A <sub>0</sub> to A <sub>10</sub> , BA <sub>0</sub>	I	Address Input	CS₀	I	Chip Select
RAS	I	Row Address Strobe	DQ <sub>0</sub> to DQ <sub>63</sub>	I/O	Data Input/Data Output
CAS	I	Column Address Strobe	Vcc	_	Power Supply (+3.3 V)
WE	ı	Write Enable	Vss	_	Ground (0 V)
DQMB <sub>0</sub> to DQMB <sub>7</sub>	ı	Data (DQ) Mask	N.C.	_	No Connection
CLK <sub>0</sub> , CLK <sub>1</sub>	I	Clock Input	SCL	I	Serial PD Clock
CKE₀	ı	Clock Enable	SDA	I/O	Serial PD Address/Data Input/Output

## ■ SERIAL-PD INFORMATION

Burto	Function Described		ı	Hex Value	<b>;</b>
Byte	Function Described		-100	-84	-67
0	Defines Number of Bytes Written into	128 Byte	80h	80h	80h
	Serial Memory at Module Manufacture				
1	Total Number of Bytes of SPD Memory Device	256 Byte	08h	08h	08h
2	Fundamental Memory Type	SDRAM	04h	04h	04h
3	Number of Row Addresses	11	0Bh	0Bh	0Bh
4	Number of Column Addresses	8	08h	08h	08h
5	Number of Module Banks	1 bank	01h	01h	01h
6	Data Width	64 bit	40h	40h	40h
7	Data Width (Continuation)	+0	00h	00h	00h
8	Interface Type	LVTTL	01h	01h	01h
9	SDRAM Cycle Time (Highest CAS Latency)	10/12/15 ns	A0h	C0h	F0h
10	SDRAM Access from Clock (Highest CAS Latency)	8.5/8.5/9 ns	85h	85h	90h
11	DIMM Configuration Type	Non-Parity	00h	00h	00h
12	Refresh Rate/Type	Self, Normal	80h	80h	80h
13	Primary SDRAM Width	×16	10h	10h	10h
14	Error Checking SDRAM Width	0	00h	00h	00h
15	Minimum Clock Delay for Back to Back Random Column	1 Cycle	01h	01h	01h
	Addresses				
16	Burst Lengths Supported	1, 2, 4, 8, Page	8Fh	8Fh	8Fh
17	Number of Banks on Each SDRAM Device	2 bank	02h	02h	02h
18	CAS Latency	2, 3	06h	06h	06h
19	CS Latency	0	01h	01h	01h
20	Write Latency	0	01h	01h	01h
21	SDRAM Module Attributes	UN-buffer	00h	00h	00h
22	SDRAM Device Attributes	*1	06h	06h	06h
23	SDRAM Cycle Time (2nd. Highest CAS Latency)	15/17/20 ns	F0h	FFh	FFh
24	SDRAM Access from Clock (2nd. Highest CAS Latency)	9/9/10 ns	90h	90h	A0h
25	SDRAM Cycle Time (3rd. Highest CAS Latency)	No Support	00h	00h	00h
26	SDRAM Access from Clock (3rd. Highest CAS Latency)	No Support	00h	00h	00h
27	Precharge to Activate Min. (trp)	30/35/40 ns	1Eh	23h	28h
28	Row Activate to Row Activate Min. (trrd)	30/30/30 ns	1Eh	1Eh	1Eh
29	RAS to CAS Delay Min. (tRCD)	30/30/30 ns	1Eh	1Eh	1Eh
30	Activate to Precharge Minimum Time (tras)	60/65/70 ns	3Ch	41h	46h
31	Module Bank Density	8 MByte	02h	02h	02h
32 to 61	Unused Storage Locations	_	00h	00h	00h
62	SPD Data Revision Code	0	00h	00h	00h
63	Checksum for Byte 0 to 62	*2	B2h	79h	24h
64 to 98	Manufacturer's Information: Unused Storage	_	00h	00h	00h
99 to 127		_	00h	00h	00h
128+	Unused Storage Locations		_	_	_


**Note:** Any write operation must NOT be executed into the addresses of Byte 0 to Byte 127. Some or all data stored into Byte 0 to Byte 127 may be broken.

### \*1. SDRAM Device Attributes

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TBD	TBD	Upper Vcc tolerance 0 = 10%	Lower Vcc tolerance 0 = 10%	Supports Write 1/ Read Burst	Supports Precharge All	Supports Auto- Precharge	Supports Early RAS Precharge
0	0	0	0	0	1	1	0

<sup>\*2.</sup> Checksum for Bytes 0 to 62

This byte is the checksum for bytes 0 through 62. When this byte is added to the sum of bytes 0 through 62, the resulting 8-bit value is 00h.



## ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Va	Value			
Farameter	Symbol	Min.	Max.	Unit		
Supply Voltage*	Vcc	-0.5	+4.6	V		
Input Voltage*	VIN	-0.5	+4.6	V		
Output Voltage*	Vouт	-0.5	+4.6	V		
Storage Temperature	Тѕтс	-55	+125	°C		
Power Dissipation	Po	_	5.2	W		
Output Current (D.C.)	Іоит	-50	+50	mA		

<sup>\*:</sup> Voltages referenced to Vss (= 0 V)

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### ■ RECOMMENDED OPERATING CONDITIONS

Dorometer	Notes	Cumbal		Unit		
Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	*1	Vcc	3.0	3.3	3.6	V
Supply Voltage	ļ	Vss	0	0	0	V
Input High Voltage, All Inputs	*1	ViH	2.0	_	Vcc +0.5	V
Input Low Voltage, All Inputs	*1, 2	Vıl	-0.5	_	0.8	V
Ambient Temperature		TA	0	_	+70	°C

<sup>\*1.</sup> Voltages referenced to Vss (= 0 V)

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

> Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

<sup>\*2.</sup>  $V_{IL}$  (min) = -1.5 V AC (Pulse Width  $\leq 5$  ns)

## **■ CAPACITANCE**

 $(Vcc = +3.3 \text{ V}, f = 1 \text{ MHz}, T_A = +25^{\circ}\text{C})$ 

Parame	tor	Symbol	Va	lue	Unit
Parame	tei	Symbol	Min.	Max.	
	A <sub>0</sub> to A <sub>10</sub> , BA <sub>0</sub>	C <sub>IN1</sub>	_	25	pF
	RAS, CAS, WE	C <sub>IN2</sub>	_	26	pF
	CS₀	Сімз	_	24	pF
Input Capacitance	CKE <sub>0</sub>	C <sub>IN4</sub>	_	25	pF
	CLK <sub>0</sub> , CLK <sub>1</sub>	C <sub>IN5</sub>	_	29	pF
	DQMB <sub>0</sub> to DQMB <sub>7</sub>	CIN6	_	12	pF
	SCL	Cscl	_	7	pF
Input/Output Canaditanas	SDA	CSDA	_	7	pF
Input/Output Capacitance	DQ <sub>0</sub> to DQ <sub>63</sub>	CDQ	_	13	pF

## **■ DC CHARACTERISTICS**

(At recommended operating conditions unless otherwise noted.)

Doromotor N	-4		Cymah al	Candition	Va	lue	11:4
Parameter No	otes		Symbol	Condition	Min.	Max.	Unit
		MB8501S064AE-100		No Burst;		340	mA
		MB8501S064AE-84	Icc1s	tck = min trc = min	_	320	mA
Operating Current	*1	MB8501S064AE-67		One Bank Active		300	mA
(Average Power Supply Current)	[	MB8501S064AE-100		No Burst;		520	mA
		MB8501S064AE-84	Icc1D	tck = min trc = min	_	480	mA
		MB8501S064AE-67		All Banks Active		440	mA
Precharge Standby Current (Power	*1		Ісс2Р	CKE = V <sub>IL</sub> , tck = min All Banks Idle	_	8	mA
Supply Current)	ı		Ісс2N	CKE = V <sub>IH</sub> , tck = min All Banks Idle	_	120	mA
Active Standby Current (Power			Іссзр	CKE = V <sub>IL</sub> , t <sub>CK</sub> = min Any Bank Active	_	120	mA
Supply Current)	*1		Іссзи	CKE = V <sub>IH</sub> , t <sub>CK</sub> = min Any Bank Active	_	200	mA
Burst Mode Current		MB8501S064AE-100			_	540	mA
Burst Mode Current (Average Power	*1	MB8501S064AE-84	Icc4	tck = min	_	500	mA
Supply Current)		MB8501S064AE-67			_	340       -     320       300     520       -     480       440     -       -     8       -     120       -     120       -     200       -     540	mA
Auto-refresh Current		MB8501S064AE-100		Auto Refresh		440	mA
(Average Power	*1	MB8501S064AE-84	Icc5	tck = min trc = min		400	mA
Supply Current)		MB8501S064AE-67		trrd = min	340       320       300       520       480       440       8       120       120       200       540       500       460       440       360       8       360       30       30       30       30	360	mA
Self-refresh Current (Average Power Supply C	urrer	nt)	Icc <sub>6</sub>	CKE = VIL	520       480       440       8       120       120       200       540       500       460       440       360       8       30       30       10       2.4	mA	
Input Leakage Current (Al	l Inp	uts)	lı (L)	$0 \text{ V} \le \text{V}_{\text{IN}} \le \text{V}_{\text{CC}}$ All other pins not under test = $0 \text{ V}$ $3.0 \text{ V} \le \text{V}_{\text{CC}} \le 3.6 \text{ V}$	-30	30	μΑ
Output Leakage Current			lo (L)	Output is disabled (Hi-Z) $0 \text{ V} \leq \text{Vout} \leq \text{Vcc}$ $3.0 \text{ V} \leq \text{Vcc} \leq 3.6 \text{ V}$	-10	10	μΑ
LVTTL Output High Voltage	*2		Vон	lон = −2.0 mA	2.4	_	V
LVTTL Output Low Voltage	*2		Vol	lo <sub>L</sub> = +2.0 mA	_	0.4	V

**Notes:** \*1. lcc depends on the output termination, load conditions, clock cycle rate and signal clock rate. The specified values are obtained with the output open and no termination register.

<sup>\*2.</sup> Voltages referenced to Vss (= 0 V)

<sup>\*3.</sup> An initial pause (DESL on NOP) of 200  $\mu$ s is required after power-on followed by a minimum of eight Auto-refresh cycles.

<sup>\*4.</sup> DC characteristics is the Serial PD standby state (V<sub>IN</sub> = GND or V<sub>CC</sub>).

## **■** AC CHARACTERISTICS

# (1) BASE CHARACTERISTICS (At recommended operating conditions unless otherwise noted.)

No.	Parameter Notes		Symbol	MB8501 -1	S064AE 00		S064AE 34	MB8501	S064AE 57	Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
1	Clock Period	CL = 3	<b>t</b> cĸ	10	_	12	_	15	_	ns
'	Clock Period	CL = 2	lCK	15	_	17	_	20	_	ns
2	Clock High Time		tсн	4	_	4	_	4	_	ns
3	Clock Low Time		tcl	4	_	4	_	4	_	ns
4	CS Set Up Time		<b>t</b> sc	3	_	3	_	3	_	ns
5	CS Hold Time		tнс	1	_	1	_	1	_	ns
6	Input Set Up Time		<b>t</b> sı	3	_	3	_	3	_	ns
7	Input Hold Time		tнı	1	_	1	_	1	_	ns
8	Data Input Set Up Time		tsid	3	_	3	_	3	_	ns
9	Data Input Hold Time		<b>t</b> HID	1	_	1	_	1	_	ns
	Output Valid	CL = 3		_	8.5	_	8.5	_	9	
10	from Clock *1, *2 (tclk = min)	CL = 2	<b>t</b> AC	_	9	_	9	_	10	ns
11	Output in Low-Z		tolz	3	_	3	_	3	_	ns
12	Output in High-Z *3		<b>t</b> onz	3	_	3	_	3	_	ns
13	Output Hold Time		tон	3	_	3	_	3	_	ns
14	Time between Refresh		<b>t</b> ref	_	32.8	_	32.8	_	32.8	ms
15	Transition Time		tт	0.5	2	0.5	2	0.5	2	ns
16	Power Down Exit Time		<b>t</b> PDE	3		4		5		ns

## (2) BASE VALUES FOR CLOCK COUNT/LATENCY

No.	Parameter	Notes	Symbol	MB8501S064AE -100		MB8501S064AE -84		MB8501S064AE -67		Unit
				Min.	Max.	Min.	Max.	Min	Max.	
1	RAS Cycle Time	*4	<b>t</b> RC	90	_	100	_	110	_	ns
2	RAS Access Time	*5	<b>t</b> RAC	_	54	_	56	_	60	ns
3	CAS Access Time	*6, *9	<b>t</b> cac	_	24	_	26	_	30	ns
4	RAS Precharge Time		<b>t</b> RP	30	_	35	_	40	_	ns
5	RAS Active Time		<b>t</b> ras	60	100000	65	100000	70	100000	ns
6	RAS to CAS Delay Time	*7	<b>t</b> RCD	30	_	30	_	30	_	ns
7	Write Recovery Time		twR	10	_	12	_	15	_	ns
8	Write Precharge Time		<b>t</b> RWL	10	_	12	_	15	_	ns
9	RAS to CAS Bank Active Delay Time		<b>t</b> rrd	30	_	30	_	30	_	ns

## (3) CLOCK COUNT FORMULA (\*8)

$$Clock \ge \frac{Base \ Value}{Clock \ Period} \quad (Round \ off \ a \ whole \ number)$$

## (4) LATENCY (The latency values on these parameters are fixed regardless of clock period.)


No.	Parameter		Symbol	MB8501S064AE -100	MB8501S064AE -84	MB8501S064AE -67	Unit
1	CKE to Clock Disable		Іске	1	1	1	Cycle
2	DQM to Output in High-Z		Ipqz	2	2	2	Cycle
3	DQM to Input Data Delay	,	IDQD	0	0	0	Cycle
4	Last Output to Write Command Delay		lowd	2	2	2	Cycle
5	Write Command to Input Data Delay		<b>I</b> DWD	0	0	0	Cycle
6	Precharge to	CL = 3	1	3	3	3	Cycle
0	Output in High-Z Delay	CL = 2	<b>I</b> ROH	2	2	2	Cycle
7	Mode Register Access to Bank Active (min)		<b>I</b> MRD	2	2	2	Cycle
8	CAS to CAS Delay (min)		Іссь	1	1	1	Cycle
9	CAS Bank Delay (min)		Ісво	1	1	1	Cycle

### Notes: \*1. Assumes tRCD and tCAC are satisfied.

- \*2. tac also specifies the access time at burst mode except for first access.
- \*3. Specified where output buffer is no longer driven.
- \*4. Actual clock count of trc (Irc) will be sum of clock count of tras (Iras) and trp (Irp).
- \*5. trac is a reference value. Maximum value is obtained from the sum of trac (min) and trac (max).
- \*6. Assumes trac and tac are satisfied.
- \*7. Operation within the trod (min) ensures that trac can be met; if trod is greater than the specified trod (min), access time is determined by toac and tac.
- \*8. All base values are measured from the clock edge at the command input to the clock edge for the next command input.
  - All clock counts are calculated by a simple formula:
  - clock count equals base value divided by clock period (round off to a whole number).
- \*9. The Icac (CAS latency: CL) is programmed by the mode register.
- \*10. An initial pause (DESL on NOP) of 200 μs is required after power-up followed by a minimum of eight Auto-refresh cycles.
- \*11. 1.4 V or  $V_{\text{REF}}$  is the reference level for measuring timing of signals.
  - Transition times are measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (max).
- \*12. AC characteristics assume  $t_T = 1$  ns and 30 pF of capacitive load.

<sup>\*</sup>Source: See MB811171622A Data Sheet for details on the electricals.

# ■ AC OPERATING TEST CONDITION (Example of AC Test Load Circuit)



## ■ SERIAL PRESENCE DETECT(SPD) FUNCTION

### 1. PIN DESCRIPTIONS

### **SCL (Serial Clock)**

SCL input is used to clock all data input/output of SPD

### SDA (Serial Data)

SDA is a common pin used for all data input/output of SPD. The SDA pull-up resistor is required due to the open-drain output.

### SA<sub>0</sub>, SA<sub>1</sub>, SA<sub>2</sub> (Address)

Address inputs are used to set the least significant three bits of the eight bits slave address. The address inputs must be fixed to select a particular module and the fixed address of each module must be different each other. For this module, any address inputs are not required because all addresses (SA<sub>0</sub>, SA<sub>1</sub>, SA<sub>2</sub>) are driven to Vss on the module.

#### 2. SPD OPERATIONS

### **CLOCK and DATA CONVENTION**


Data states on the SDA can change only during SCL = Low. SDA state changes during SCL = High are indicated start and stop conditions. Refer to Fig. 1 below.

#### START CONDITION

All commands are preceded by a start condition, which is a transition of SDA state from High to Low when SCL = High. SPD will not respond to any command until this condition has been met.

#### STOP CONDITION

All read or write operation must be terminated by a stop condition, which is a transition of SDA state from Low to High when SCL = High. The stop condition is also used to make the SPD into the state of standby power mode after a read sequence.



#### **ACKNOWLEDGE**

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will put the SDA line to Low in order to acknowledge that it received the eight bits of data.

The SPD will respond with an acknowledge when it received the start condition followed by slave address issued by master.

In the read operation, the SPD will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is issued by master, the SPD will continue to transmit data. If an acknowledge is not detected, the SPD will terminated further data transmissions. The master must then issue a stop condition to return the SPD to the standby power mode.

In the write operation, upon receipt of eight bits of data the SPD will respond with an acknowledge, and await the next eight bits of data, again reponding with an acknowledge until the stop condition is issued by master.

#### SLAVE ADDRESS ADDRESSING

Following a start condition, the master must output the eight bits slave address. The most significant four bits of the slave address are device type identifier. For the SPD this is fixed as 1010[B]. Refer to the Fig. 2 below.

The next three significant bits are used to select a particular device. A system could have up to eight SPD devices —namely up to eight modules— on the bus. The eight addresses for eight SPD devices are defined by the state of the SA<sub>0</sub>, SA<sub>1</sub> and SA<sub>2</sub> inputs. For this module, the three bits are fixed as 000[B] because all addresses are driven to Vss on the module. Therefore, no address inputs are required.

The last bit of the slave address defines the operation to be performed. When  $R/\overline{W}$  bit is "1", a read operation is selected, when  $R/\overline{W}$  bit is "0", a write operation is selected.


Following the start condition, the SPD monitors the SDA line comparing the slave address being transmitted with its slave address (device type and state of  $SA_0$ ,  $SA_1$ , and  $SA_2$  inputs). Upon a correct compare the SPD outputs an acknowledge on the SDA line. Depending on the state of the  $R/\overline{W}$  bit, the SPD will execute a read or write operation.

Fig. 2 – SLAVE ADDRESS								
DEVICE TYPE IDENTIFIER				DEVICE ADDRESS				
1	0	1	0	SA <sub>2</sub>	SA <sub>1</sub>	SA₀	R/W	

#### 3. READ OPERATIONS


### **CURRENT ADDRESS READ**

Internally the SPD contains an address counter that maintains the address of the last data accessed, incremented by one. Therefore, if the last access (either a read or write operation) was to address(n), the next read operation would access data from address(n+1). Upon receipt of the slave address with the  $R/\overline{W}$  bit = "1", the SPD issues an acknowledge and transmits the eight bits of data during the next eight clock cycles. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 3 for the sequence of address, acknowledge and data transfer.



#### **RANDOM READ**


Random Read operations allow the master to access any memory location in a random manner. Prior to issuing the slave address with the  $R/\overline{W}$  bit = "1", the master must first perform a "dummy" write operation on the SPD. The master issues the start condition, and the slave address followed by the word address. After the word address acknowledge, the master immediately reissues the start condition and the slave address with the  $R/\overline{W}$  bit = "1". This will be followed by an acknowledge from the SPD and then by the eight bits of data. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 4 for the sequence of address, acknowledge and data transfer.



#### **SEQUENTIAL READ**

Sequential Read can be initiated as either a current address read or random read. The first data are transmitted as with the other read mode, however, the master now responds with an acknowledge, indicating it requires additional data. The SPD continues to output data for each acknowledge received. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 5 for the sequence of address, acknowledge and data transfer.

The data output is sequential, with the data from address(n) followed by the data from address(n+1). The address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. At the end of the address space (address 255), the counter "rolls over" to address0 and the SPD continues to output data for each acknowledge received.




### 4. DC CHARACTERISTICS

Parameter	Note	Symbol	Condition	Va	Unit	
raiametei			Condition	Min.	Max.	Oilit
Input Leakage Current		Sili	0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-10	10	μΑ
Output Leakage Current		Silo	0 V ≤ Vout ≤ Vcc	<b>–10</b>	10	μΑ
Output Low Voltage	*1	Svol	IoL = 3.0 mA	_	0.4	V


Note: \*1. Referenced to Vss.

## 5. AC CHARACTERISTICS

Na	Davamatav	Comple el	Va	11:4	
No.	Parameter	Symbol	Min.	Max.	Unit
1	SCL Clock Frequency	fscL	0	100	KHz
2	Noise Suppression Time Constant at SCL, SDA Inputs	Tı	_	100	ns
3	SCL Low to SDA Data Out Valid	taa	_	3.5	μs
4	Time the Bus Must Be Free Before a New Transmission Can Start	tвиғ	4.7	_	μs
5	Start Condition Hold Time	thd:sta	4.0	_	μs
6	Clock Low Period	<b>t</b> LOW	4.7	_	μs
7	Clock High Period	<b>t</b> HIGH	4.0	_	μs
8	Start Condition Set Up Time	tsu:sta	4.7	_	μs
9	Data in Hold Time	thd:dat	0	_	μs
10	Data in Set Up Time	tsu:dat	250	_	ns
11	SDA and SCL Rise Time	<b>t</b> R	_	1	μs
12	SDA and SCL Fall Time	tF	_	300	ns
13	Stop Condition Set Up Time	tsu:sto	4.7	_	μs
14	Data Out Hold Time	tон	100	_	ns
15	Write Cycle Time	twr	_	15	ms



## ■ PACKAGE DIMENSION



## **FUJITSU LIMITED**

For further information please contact:

### **Japan**

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3763

Tel: (044) 754-3763 Fax: (044) 754-3329

#### **North and South America**

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741

Tel: (65) 281-0770 Fax: (65) 281-0220

#### All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

#### F9703

© FUJITSU LIMITED Printed in Japan