

Octal bus transceiver/register (3-State)

54ABT646

FEATURES

- Combines 54ABT245 and 54ABT374 type functions in one device
- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Outputs sink 48mA and source -24mA
- Latch-up protection exceeds 500mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000V per MIL STD 883C Method 3015.6 and 200V per Machine Model

DESCRIPTION

The 54ABT646 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 54ABT646 Transceiver/Register consists of bus transceiver circuits with 3-State outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes High. Output Enable (\overline{OE}) and DIR pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or B register or both.

The select (SAB, SBA) pins determine whether data is stored or transferred through the device in real-time. The DIR determines which bus will receive data when the \overline{OE} is Low. In the isolation mode (\overline{OE} = High), data from Bus A may be stored in the B register and/or data from Bus B may be stored in the A register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time. The diagrams on the next page demonstrate the four fundamental bus-management functions that can be performed with the 54ABT646.

ORDERING INFORMATION

| DESCRIPTION | ORDER CODE | PACKAGE DESIGNATOR* |
|---------------------|--------------|---------------------|
| 24-Pin Ceramic DIP | 54ABT646/BLA | GDIP3-T24 |
| 28-Pin Ceramic LLCC | 54ABT646/B3A | CQCC2-N28 |

* MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
|--------------------------------|-----------------|---|
| 1, 23 | CPAB/CPBA | Clock input A to B / Clock input B to A |
| 2, 22 | SAB/SBA | Select input A to B / Select input B to A |
| 3 | DIR | Direction control input |
| 4, 5, 6, 7, 8, 9, 10, 11 | A0 - A7 | Data inputs/outputs (A side) |
| 20, 19, 18, 17, 16, 15, 14, 13 | B0 - B7 | Data inputs/outputs (B side) |
| 21 | \overline{OE} | Output enable input |
| 12 | GND | Ground (0V) |
| 24 | V_{CC} | Positive supply voltage |

7110826 0085411 080

December 30, 1993


616

853-1593 11871


Octal bus transceiver/register (3-State)

54ABT646


PIN CONFIGURATION



LOGIC SYMBOL



LLCC LEAD CONFIGURATION



FUNCTION TABLE

| INPUTS | | | | | | DATA I/O | | OPERATING MODE |
|--------|-----|--------|--------|-----|-----|--------------|--------------|---------------------------|
| OE | DIR | CPAB | CPBA | SAB | SBA | A0-A7 | B0-B7 | |
| X | X | ↑ | X | X | X | Input | Unspecified* | Store A, B unspecified* |
| X | X | X | ↑ | X | X | Unspecified* | Input | Store B, A unspecified* |
| H | X | ↑ | ↑ | X | X | Input | Input | Store A and B data |
| H | X | H or L | H or L | X | X | Input | Input | Isolation, hold storage |
| L | L | X | X | X | L | Output | Input | Real time B data to A bus |
| L | L | X | H or L | X | H | Output | Input | Stored B data to A bus |
| L | H | X | X | L | X | Input | Output | Real time A data to B bus |
| L | H | H or L | X | H | X | Input | Output | Stored A data to B bus |

H = High voltage level

L = Low voltage level

X = Don't care

↑ = Low-to-High clock transition

* = The data output function may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enable, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock


7110826 0085412 T17

December 30, 1993


617

Octal bus transceiver/register (3-State)

54ABT646



LOGIC DIAGRAM

ABSOLUTE MAXIMUM RATINGS^{1, 2}

| SYMBOL | PARAMETER | TEST CONDITIONS | RATING | UNIT |
|------------------|--------------------------------------|-----------------------------|--------------|------|
| V _{CC} | DC supply voltage range | | -0.5 to +7.0 | V |
| I _{IK} | DC input diode current | V _I < 0 | -18 | mA |
| V _I | DC input voltage range ³ | | -1.2 to +7.0 | V |
| I _{OK} | DC output diode current | V _O < 0 | -50 | mA |
| V _{OUT} | DC output voltage range ³ | Output in Off or High state | -0.5 to +5.5 | V |
| I _{OUT} | DC output current | Output in Low state | 96 | mA |
| T _{STG} | Storage temperature range | | -65 to +150 | °C |

7110826 0085413 953 ■

December 30, 1993

618

Octal bus transceiver/register (3-State)

54ABT646

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS | | UNIT |
|---------------------|--------------------------------------|--------|----------|------|
| | | MIN | MAX | |
| V_{CC} | DC supply voltage | 4.5 | 5.5 | V |
| V_I | Input voltage | 0 | V_{CC} | V |
| V_{IH} | High-level input voltage | 2.0 | | V |
| V_{IL} | Low-level input voltage | | 0.8 | V |
| I_{OH} | High-level output current | | -24 | mA |
| I_{OL} | Low-level output current | | 48 | mA |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | 0 | 5 | ns/V |
| T_{amb} | Operating free-air temperature range | -55 | +125 | °C |

DC ELECTRICAL CHARACTERISTICS

(Unless otherwise noted: $V_{CC} = \text{MAX}$, $V_I = V_{IL}$ or V_{IH} , $T_{amb} = -55$ to $+125^\circ\text{C}$)

| SYMBOL | PARAMETER | | TEST CONDITIONS | LIMITS | | | UNIT |
|--------------------|--|------------------------|---|--------|------------------|-----------|---------------|
| | | | | MIN | TYP ² | MAX | |
| V_{IK} | Input clamp voltage | | $V_{CC} = 4.5\text{V}$, $I_{IK} = -18\text{mA}$ | | -0.9 | -1.2 | V |
| V_{OH} | High-level output to voltage | | $V_{CC} = 4.5\text{V}$; $I_{OH} = -3\text{mA}$ | 2.5 | 3.5 | | V |
| | | | $V_{CC} = 4.5\text{V}$; $I_{OH} = \text{MAX}$ | 2.0 | 2.6 | | V |
| V_{OL} | Low-level output voltage | | $V_{CC} = 4.5\text{V}$; $I_{OL} = \text{MAX}$ | | 0.42 | 0.55 | V |
| I_I | Input leakage current | Control pins | $V_I = \text{GND}$ or 5.5V | | ± 0.01 | ± 1.0 | μA |
| | | Data pins ⁴ | $V_I = \text{GND}$ or 5.5V | | ± 5 | ± 100 | μA |
| $I_{IH} + I_{OZH}$ | 3-State output High current | | $V_O = 2.7\text{V}$, $V_I = V_{IL}$ or 3.0V | | 5.0 | 50 | μA |
| $I_{IL} + I_{OZL}$ | 3-State output Low current | | $V_O = 0.5\text{V}$, $V_I = V_{IL}$ or 3.0V | | -5.0 | -50 | μA |
| I_O | Output current ⁵ | | $V_O = 2.5\text{V}$, $V_I = \text{GND}$ or V_{CC} | -50 | -80 | -180 | mA |
| I_{CCH} | Quiescent supply current | | Outputs High, $V_I = \text{GND}$ or V_{CC} | | 50 | 250 | μA |
| I_{CCL} | | | Outputs Low, $V_I = \text{GND}$ or V_{CC} | | 20 | 30 | mA |
| I_{CCZ} | | | Outputs 3-State, $V_I = \text{GND}$ or V_{CC} | | 50 | 250 | μA |
| ΔI_{CC} | Additional supply current per input pin ⁶ | | One input at 3.4V , other inputs at V_{CC} or GND | | 0.3 | 1.5 | mA |

7110826 0085414 89T

December 30, 1993

619

Octal bus transceiver/register (3-State)

54ABT646

AC ELECTRICAL CHARACTERISTICS

 GND = 0V, $t_R = t_F = 2.5\text{ns}$; $C_L = 50\text{pF}$, $R_L = 500\Omega$

$V_{DD} = 0V$, $t_{PR} = t_F = 2.5ns$; $C_L = 50pF$, $R_L = 500\Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS | | | | | | UNIT |
|------------------------|---|--------------------------|--|------------|------------|---|------------|--|----------|
| | | | $T_{amb} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$, $R_L = 500\Omega$ | | | $T_{amb} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V \pm 10\%$ $C_L = 50pF$, $R_L = 500\Omega$ | | | |
| | | | MIN | TYP | MAX | MIN | MAX | | |
| f_{MAX}^7 | Maximum clock frequency | Waveform 1 | 125 | 180 | | 125 | | | MHz |
| t_{PLH} t_{PHL} | Propagation delay CPAB to Bn or CPBA to An | Waveform 1 | 2.2 1.7 | 5.3 5.9 | 6.8 7.4 | 2.2 1.7 | 8.8 8.8 | | ns ns |
| t_{PLH} t_{PHL} | Propagation delay An to Bn or Bn to An | Waveform 1 | 1.5 1.5 | 4.4 4.4 | 5.9 5.9 | 1.5 1.5 | 7.9 7.9 | | ns ns |
| t_{PLH} t_{PHL} | Propagation delay SAB to Bn or SBA to An | Waveform 2, 3 | 1.5 1.5 | 4.6 5.4 | 6.1 6.9 | 1.2 1.5 | 8.1 8.9 | | ns ns |
| t_{PZH} t_{PZL} | Output Enable time OE to An or Bn | Waveform 2, 3 | 1.0 2.1 | 3.8 5.1 | 5.3 7.4 | 1.0 1.9 | 7.3 8.8 | | ns ns |
| t_{PHZ} t_{PLZ} | Output Disable time OE to An or Bn | Waveform 5 Waveform 6 | 1.5 1.5 | 6.2 5.7 | 7.3 7.0 | 1.5 1.5 | 9.3 9.3 | | ns ns |
| t_{PZH} t_{PZL} | Output Enable time DIR to An or Bn | Waveform 5 Waveform 6 | 1.2 2.5 | 4.2 5.5 | 5.7 9.0 | 1.0 2.2 | 7.7 9.5 | | ns ns |
| t_{PHZ} t_{PLZ} | Output Disable time DIR to An or Bn | Waveform 5 Waveform 6 | 1.5 1.5 | 5.2 5.7 | 6.7 7.2 | 1.5 1.5 | 8.7 9.2 | | ns ns |

AC SETUP REQUIREMENTS

 GND = 0V, $t_R = t_F = 2.5\text{ns}$; $C_L = 50\text{pF}$, $R_L = 500\Omega$

GND = 0V, $t_{\text{R}} = t_{\text{F}} = 2.5\text{ns}$; $C_{\text{L}} = 50\text{pF}$, $R_{\text{L}} = 500\Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS | | | | | | UNIT |
|--|---|------------|---|-----|-----|---|-----|--|----------|
| | | | $T_{\text{amb}} = +25^{\circ}\text{C}$ $V_{\text{CC}} = +5.0\text{V}$ $C_{\text{L}} = 50\text{pF}$, $R_{\text{L}} = 500\Omega$ | | | $T_{\text{amb}} = -55^{\circ}\text{C to } +125^{\circ}\text{C}$ $V_{\text{CC}} = +5.0\text{V} \pm 10\%$ $C_{\text{L}} = 50\text{pF}$, $R_{\text{L}} = 500\Omega$ | | | |
| | | | MIN | TYP | MAX | MIN | MAX | | |
| | | | | | | | | | |
| $t_{\text{s}}(\text{H})$ $t_{\text{s}}(\text{L})$ | Setup time, High or Low An to CPAB or Bn to CPBA | Waveform 4 | 3.5 3.0 | | | 3.5 3.0 | | | ns ns |
| $t_{\text{h}}(\text{H})^8$ $t_{\text{h}}(\text{L})^8$ | Hold time, High or Low An to CPAB or Bn to CPBA | Waveform 4 | 0.0 0.0 | | | 1.0 0.0 | | | ns ns |
| $t_{\text{w}}(\text{H})^9$ $t_{\text{w}}(\text{L})^9$ | Pulse width, High or Low CPAB or CPBA | Waveform 1 | 4.0 4.0 | | | 4.0 4.0 | | | ns ns |

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C .
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- Input leakage on transceiver data pins also includes I_{OZH} or I_{OZL} current from the output circuitry.
- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- This is the increase in supply current for each input at 3.4V.
- Guaranteed, but not tested.
- t_{set} and t_{hold} limits that are less than 3ns are guaranteed, but are only tested to a 3.0ns limit due to tester limitations.
- t_w limits that are less than 6.0ns are guaranteed, but are only tested to a 6.0ns limit due to tester limitations.

7110826 0085415 726


December 30, 1993

620


Octal bus transceiver/register (3-State)

54ABT646


AC WAVEFORMS




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width and Maximum Clock Frequency




Waveform 2. Propagation Delay, An or Bn to Bn or An and SBA or SAB to An or Bn




Waveform 3. Propagation Delay, An or Bn to Bn or An and SBA or SAB to An or Bn



Waveform 4. Data Setup and Hold Times



Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

NOTE: For all waveforms, $V_M = 1.5V$
The shaded areas indicate when the input is permitted to change for predictable output performance

Octal bus transceiver/register (3-State)

54ABT646


TEST CIRCUIT AND WAVEFORMS



Test Circuit for 3-State Outputs

SWITCH POSITION

| TEST | SWITCH |
|--------------------------|--------|
| t_{PLZ} , t_{PZL} | closed |
| All other | open |



Input Pulse Definitions

INPUT PULSE REQUIREMENTS

| Family | Amplitude | Rep. Rate | t_W | t_R | t_F |
|--------|-----------|-----------|-------|-------|-------|
| 54ABT | 3.0V | 1MHz | 500ns | 2.5ns | 2.5ns |

DEFINITIONS:

R_L = Load Resistor; see AC Characteristics for value.
 C_L = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.
 R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.
 V_X = Unlocked pins must be held at: $\leq 0.8V$; $\geq 2.7V$ or open per Function Table.

7110826 0085417 5T9

December 30, 1993

622