54ABT646

FEATURES

- Combines 54ABT245 and 54ABT374 type functions in one device
- Independent registers for A and B buses
- · Multiplexed real-time and stored data
- Outputs sink 48mA and source -24mA
- Latch-up protection exceeds 500mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000V per MIL STD 883C Method 3015.6 and 200V per Machine Model

DESCRIPTION

The 54ABT646 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 54ABT646 Transceiver/Register consists of bus transceiver circuits with 3-State outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes High. Output Enable (OE) and DIR pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or B register or both.

The select (SAB, SBA) pins determine whether data is stored or transfered through the device in real-time. The DIR determines which bus will receive data when the DE is Low. In the isolation mode (OE = High), data from Bus A may be stored in the B register and/or data from Bus B may be stored in the A register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time. The diagrams on the next page demonstrate the four fundamental bus-management functions that can be performed with the 54ABT646.

ORDERING INFORMATION

DESCRIPTION	ORDER CODE	PACKAGE DESIGNATOR*
24-Pin Ceramic DIP	54ABT646/BLA	GDIP3-T24
28-Pin Ceramic LLCC	54ABT646/B3A	CQCC2-N28

^{*} MIL-STD 1835 or Appendix A of 1995 Military Data Handbook


PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION	
1, 23	CPAB/CPBA	Clock input A to B / Clock input B to A	
2,22	SAB/SBA	Select input A to B / Select input B to A	
3	DIR	Direction control input	
4, 5, 6, 7, 8, 9, 10, 11	A0 - A7	Data inputs/outputs (A side)	
20, 19, 18, 17, 16, 15, 14, 13	B0 -B7	Data inputs/outputs (B side)	
21	ŌĒ	Output enable input	
12	GND	Ground (0V)	
24	V _{CC}	Positive supply voltage	


7110826 0085411 080 📟

54ABT646


PIN CONFIGURATION



LOGIC SYMBOL



LLCC LEAD CONFIGURATION



FUNCTION TABLE

		INP	UTS			DAT	A I/O	OPERATING MODE
<u>OE</u>	DIR	CPAB	СРВА	SAB	SBA	A0-A7	B0-B7	or and mode
_x	×	1	х	Х	х	Input	Unspecified*	Store A, B unspecified*
X	X	X	1	х	х	Unspecified*	Input	Store B, A unspecified*
H	X	↑ HorL	↑ HorL	X	X X	Input	Input	Store A and B data Isolation, hold storage
L L	L L	X	X H or L	X	L H	Output	Input	Real time B data to A bus Stored B data to A bus
L L	H	X HorL	X X	L	X X	Input	Output	Real time A data to B bus Stored A data to B bus

High voltage level

7110826 0085412 T17 **....**

December 30, 1993


Low voltage level

Don't care


Low-to-High clock transition

The data output function may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enable, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock

54ABT646



LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	TEST CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage range		-0.5 to +7.0	V
lik	DC input diode current	V ₁ < 0	-18	mA
Vı Vı	DC input voltage range ³		-1.2 to +7.0	V
lok	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage range ³	Output in Off or High state	-0.5 to +5.5	V
lout	DC output current	Output in Low state	96	mA
T _{STG}	Storage temperature range		-65 to +150	°c

7110826 0085413 953 📟

December 30, 1993

54ABT646

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIN	LIMITS		
		MIN	MAX	1	
V _{CC}	DC supply voltage	4.5	5.5	 	
VI	Input voltage	0	Vcc	1 ·	
V _{IH}	High-level input voltage	2.0		\ \ \ \ \ \ \	
V _{IL}	Low-level input voltage		0.8	 	
loh	High-level output current		-24	mA	
loL	Low-level output current		48	mA	
Δt/Δν	Input transition rise or fall rate		5	ns/V	
T _{amb}	Operating free-air temperature range	-55	+125	°C	

DC ELECTRICAL CHARACTERISTICS

 $\underline{\text{(Unless otherwise noted: } V_{CC} = \text{MAX, } V_{I} = V_{IL} \text{ or } V_{IH}, T_{amb} = -55 \text{ to } +125 ^{\circ}\text{C)}}$

SYMBOL	PARAMETER		TEST CONDITIONS		LIMITS		UNIT
			<u> </u>	MIN	TYP ²	MAX	
V _{IK}	Input clamp volt	age	V _{CC} = 4.5V, I _{IK} = -18mA		-0.9	-1.2	V
V _{OH}	High-level ou	tput to voltage	V _{CC} = 4.5V; I _{OH} = -3mA	2.5	3.5		V
			V _{CC} = 4.5V; I _{OH} = MAX	2.0	26		v
V _{OL}	Low-level outpu	t voltage	$V_{CC} = 4.5V$; $I_{OL} = MAX$		0.42	0.55	V
l _l	Input leakage	Control pins	V _I = GND or 5.5V		±0.01	±1.0	μА
	current	Data pins ⁴	V _I = GND or 5.5V		<u>+</u> 5	±100	μA
I _{IH} + I _{OZH}	3-State output F	ligh current	$V_O = 2.7V, V_I = V_{IL} \text{ or } 3.0V$		5.0	50	μА
I _{IL} + I _{OZL}	3-State output L	ow current	V _O = 0.5V, V _I = V _{IL} or 3.0V		-5.0	-50	μА
lo	Output current ⁵		V _O = 2.5V, V _I = GND or V _{CC}	-50	-80	-180	mA.
Іссн			Outputs High, V _i = GND or V _{CC}		50	250	μА
CCL	Quiescent suppl	y current	Outputs Low, V _I = GND or V _{CC}		20	30	mA
I _{CCZ}			Outputs 3-State, V _I = GND or V _{CC}		50	250	μА
Δlcc	Additional supply put pin ⁶	current per in-	One input at 3.4V, other inputs at V _{CC} or GND		0.3	1.5	mA

54ABT646

AC ELECTRICAL CHARACTERISTICS

GND = 0V, $t_{\rm B} = t_{\rm F} = 2.5 \, \rm ns$; $C_{\rm L} = 50 \, \rm pF$, $R_{\rm L} = 500 \, \Omega$

SYMBOL	PARAMETER	WAVEFORM			LIMIT	s		UNIT
) v	_{imb} = +25° 'CC = +5.0 50pF, R _L =	٧	T _{amb} = -55°(V _{CC} = +5. C _L = 50pF,		
	ľ		MIN	TYP	MAX	MIN	MAX	
f _{MAX} ⁷	Maximum clock frequency	Waveform 1	125	180		125		MHz
t _{PLH} t _{PHL}	Propagation delay CPAB to Bn or CPBA to An	Waveform 1	2.2 1.7	5.3 5.9	6.8 7.4	2.2 1.7	8.8 8.8	ns ns
t _{PLH} t _{PHL}	Propagation delay An to Bn or Bn to An	Waveform 1	1.5 1.5	4.4 4.4	5.9 5.9	1.5 1.5	7.9 7.9	ns ns
t _{PLH}	Propagation delay SAB to Bn or SBA to An	Waveform 2, 3	1.5 1.5	4.6 5.4	6.1 6.9	1.2 1.5	8.1 8.9	ns ns
t _{PZH}	Output Enable time OE to An or Bn	Waveform 2, 3	1.0 2.1	3.8 5.1	5.3 7.4	1.0 1.9	7.3 8.8	ns ns
t _{PHZ}	Output Disable time OE to An or Bn	Waveform 5 Waveform 6	1.5 1.5	6.2 5.7	7.3 7.0	1.5 1.5	9.3 9.3	ns ns
t _{PZH}	Output Enable time DIR to An or Bn	Waveform 5 Waveform 6	1.2 2.5	4.2 5.5	5.7 9.0	1.0 2.2	7.7 9.5	ns ns
t _{PHZ}	Output Disable time DIR to An or Bn	Waveform 5 Waveform 6	1.5 1.5	5.2 5.7	6.7 7.2	1.5 1.5	8.7 9.2	ns ns

AC SETUP REQUIREMENTS

SYMBOL PARAM	PARAMETER	METER WAVEFORM		LIMITS					
			i	$T_{amb} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50pF, R_{L} = 500\Omega$			T _{amb} = -55°C to +125°C V _{CC} = +5.0V ± 10% C _L = 50pF, R _L = 500Ω		
	}		MIN	TYP	MAX	MIN	MAX		
t _s (H) t _s (L)	Setup time, High or Low An to CPAB or Bn to CPBA	Waveform 4	3.5 3.0			3.5 3.0		ns ns	
t _h (H) ⁸ t _h (L) ⁸	Hold time, High or Low An to CPAB or Bn to CPBA	Waveform 4	0.0 0.0		<u> </u>	1.0 0.0		ns ns	
t _w (H) ⁹	Pulse width, High or Low CPAB or CPBA	Waveform 1	· 4.0 4.0		ļ	4.0 4.0		ns ns	

NOTES:

- 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- Input leakage on transceiver data pins also includes I_{OZH} or I_{OZL} current from the output circuitry.
 Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- This is the increase in supply current for each input at 3.4V.
- Guaranteed, but not tested.
- t_{set} and t_{hold} limits that are less than 3ns are guaranteed, but are only tested to a 3.0ns limit due to tester limitations.
- 9. tw limits that are less than 6.0ns are guaranteed, but are only tested to a 6.0ns limit due to tester limitations.


7110826 0085415 726 📟

December 30, 1993

620


54ABT646

AC WAVEFORMS



54ABT646

TEST CIRCUIT AND WAVEFORMS



SWITCH POSITION

TEST	SWITCH
t _{PLZ,}	closed
t _{PZL}	closed
All other	open

INPUT PULSE REQUIREMENTS								
Family	Amplitude	Rep. Rate	t _W	t _R	t _F			
54ABT	3.0V	1MHz	500ns	2.5ns	2.5ns			

DEFINITIONS:

Termination resistance should be equal to Z_{OUT} of pulse generators. Unclocked pins must be held at: \le 0.8V; \ge 2.7V or open per Function Table.