

N-channel 25 V 3.15 m Ω logic level MOSFET in LFPAK using NextPower technology

Rev. 1 — 2 May 2011

Product data sheet

1. Product profile

1.1 General description

Logic level enhancement mode N-channel MOSFET in LFPAK package. This product is designed and qualified for use in a wide range of industrial, communications and domestic equipment.

1.2 Features and benefits

- High reliability Power SO8 package, qualified to 175°C
- Low parasitic inductance and resistance

1.3 Applications

- DC-to-DC converters
- Lithium-ion battery protection
- Load switching

1.4 Quick reference data

Table 1. Quick reference data

- Optimised for 4.5V Gate drive utilising NextPower Superjunction technology
- Ultra low QG, QGD and QOSS for high system efficiencies at low and high loads
- Power OR-ing
- Server power supplies
- Sync rectifier

Table 1.	Quick referenc	e data				
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{DS}	drain-source voltage	25 °C ≤ T _j ≤ 175 °C	-	-	25	V
I _D	drain current	T _{mb} = 25 °C; V _{GS} = 10 V; see <u>Figure 1</u>	<u>[1]</u> -	-	100	А
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>	-	-	92	W
Tj	junction temperature		-55	-	175	°C



N-channel 25 V 3.15 m Ω logic level MOSFET in LFPAK using

Table 1.	QUICK reference	e datacontinued				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	aracteristics					
R _{DSon}	drain-source on-state resistance	V _{GS} = 4.5 V; I _D = 25 A; T _j = 25 °C; see <u>Figure 12</u>	-	3.45	4.1	mΩ
		V_{GS} = 10 V; I_D = 25 A; T_j = 25 °C; see <u>Figure 12</u>	-	2.65	3.15	mΩ
Dynamic	characteristics					
Q_{GD}	gate-drain charge	V _{GS} = 4.5 V; I _D = 25 A; V _{DS} = 12 V;	-	4.4	-	nC
Q _{G(tot)}	total gate charge	see Figure 14; see Figure 15	-	16	-	nC

 Table 1.
 Quick reference data ...continued

[1] Continuous current is limited by package.

2. Pinning information

Table 2.	Pinning	information		
Pin	Symbol	Description	Simplified outline	Graphic symbol
1	S	source		-
2	S	source	mb	
3	S	source		
4	G	gate		
mb	D	mounting base; connected to drain		mbb076 S
			SOT669 (LFPAK; Power-SO8)	

3. Ordering information

Table 3. Ordering	information		
Type number	Package		
	Name	Description	Version
PSMN2R9-25YLC	LFPAK; Power-SO8	plastic single-ended surface-mounted package; 4 leads	SOT669

4. Marking

Table 4. Marking codes	
Type number	Marking code ^[1]
PSMN2R9-25YLC	2C925L

[1] % = placeholder for manufacturing site code.

PSMN2R9-25YLC Product data sheet

N-channel 25 V 3.15 m Ω logic level MOSFET in LFPAK using

5. Limiting values

Table 5. Limiting values


In accordance with the Absolute Maximum Rating System (IEC 60134).

arameter	Conditions	Min	Max	Unit
rain-source voltage	25 °C ≤ T _j ≤ 175 °C	-	25	V
rain-gate voltage	25 °C \leq T _j \leq 175 °C; R _{GS} = 20 k Ω	-	25	V
ate-source voltage		-20	20	V
rain current	V_{GS} = 10 V; T_{mb} = 25 °C; see <u>Figure 1</u>	<u>[1]</u> _	100	А
	V_{GS} = 10 V; T_{mb} = 100 °C; see <u>Figure 1</u>	-	91	А
eak drain current	pulsed; t _p ≤ 10 µs; T _{mb} = 25 °C; see <u>Figure 4</u>	-	517	A
otal power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>	-	92	W
torage temperature		-55	175	°C
Inction temperature		-55	175	°C
eak soldering temperature		-	260	°C
lectrostatic discharge voltage	MM (JEDEC JESD22-A115)	380	-	V
de				
ource current	T _{mb} = 25 °C	-	83	А
eak source current	pulsed; $t_p \le 10 \ \mu s$; $T_{mb} = 25 \ ^{\circ}C$	-	517	А
dness				
on-repetitive drain-source valanche energy	$ V_{GS} = 10 \text{ V}; \text{T}_{j(init)} = 25 \text{ °C}; \text{I}_{\text{D}} = 100 \text{ A}; \\ V_{sup} \leq 25 \text{ V}; \text{ unclamped}; \text{R}_{GS} = 50 \Omega; \\ see \underline{\text{Figure 3}} $	-	47	mJ
va	lanche energy			

[1] Continuous current is limited by package.


PSMN2R9-25YLC

N-channel 25 V 3.15 m Ω logic level MOSFET in LFPAK using



PSMN2R9-25YLC

N-channel 25 V 3.15 m Ω logic level MOSFET in LFPAK using



6. Thermal characteristics

Table 6.Thermal characteristics




Fig 5. Transient thermal impedance from junction to mounting base as a function of pulse duration

N-channel 25 V 3.15 m Ω logic level MOSFET in LFPAK using

7. Characteristics


)I	Parameter	Conditions	Min	Тур	Max	Unit
	character	ristics					
	S	drain-source	I _D = 250 μA; V _{GS} = 0 V; T _i = 25 °C	25	-	-	V
voltage see Figure 10: see Figure 11 I <thi< th=""> I I</thi<>		breakdown voltage	;	22.5	-	-	V
$\begin{tabular}{ c $		-		1.05	1.54	1.95	V
$\begin{tabular}{ c $	Ŭ		I _D = 10 mA; V _{DS} = V _{GS} ; T _i = 150 °C	0.5	-	-	V
$ \begin{array}{ c c c c c c } \hline V_{DS} = 25 \ V; \ V_{GS} = 0 \ V; \ T_{j} = 150 \ ^{\circ}C & - & - & 100 \\ \hline V_{GS} & gate leakage current \\ V_{GS} = 16 \ V; \ V_{DS} = 0 \ V; \ T_{j} = 25 \ ^{\circ}C & - & - & 100 \\ \hline V_{GS} = -16 \ V; \ V_{DS} = 0 \ V; \ T_{j} = 25 \ ^{\circ}C & - & - & 100 \\ \hline V_{GS} = -16 \ V; \ V_{DS} = 0 \ V; \ T_{j} = 25 \ ^{\circ}C & - & - & 100 \\ \hline V_{GS} = 4.5 \ V; \ V_{D} = 25 \ A; \ T_{j} = 25 \ ^{\circ}C & - & - & 3.45 \\ \hline V_{GS} = 10 \ V; \ V_{DS} = 25 \ A; \ T_{j} = 150 \ ^{\circ}C & - & - & 6.6 \\ \hline v_{GS} = 10 \ V; \ V_{DS} = 12 \ V; \ V_{DS} = 12 \ V; \ V_{CS} = 10 \ V; \ V_{DS} = 12 \ V; \ V_{CS} = 10 \ V; \ V_{CS} = 10 \ V; \ V_{DS} = 12 \ V; \ V_{CS} = 10 \ V; \ V_{CS} = 4.5 \ V; \ V_{CS} = 10 \ V; \ V$			I _D = 1 mA; V _{DS} = V _{GS} ; T _i = -55 °C	-	-	2.25	V
$ \frac{\nabla_{DS} = 25 \text{ V; } V_{GS} = 0 \text{ V; } T_{j} = 150 \text{ °C} 100 \\ V_{GS} = 16 \text{ V; } V_{DS} = 0 \text{ V; } T_{j} = 25 \text{ °C} 100 \\ V_{GS} = -16 \text{ V; } V_{DS} = 0 \text{ V; } T_{j} = 25 \text{ °C} 100 \\ V_{GS} = -16 \text{ V; } V_{DS} = 0 \text{ V; } T_{j} = 25 \text{ °C}$		drain leakage current	V _{DS} = 25 V; V _{GS} = 0 V; T _j = 25 °C	-	-	1	μA
			V _{DS} = 25 V; V _{GS} = 0 V; T _j = 150 °C	-	-	100	μA
		gate leakage current	V _{GS} = 16 V; V _{DS} = 0 V; T _j = 25 °C	-	-	100	nA
			V _{GS} = -16 V; V _{DS} = 0 V; T _j = 25 °C	-	-	100	nA
$ \begin{tabular}{ c c c c c } & $see \ \ Figure 12, $see \ Figure 13, $$V_{GS} = 10 \ V; \ b_{D} = 25 \ A; \ T_{J} = 25 \ C; $see \ Figure 12, $see \ Figure 12, $see \ Figure 13, $see \ Figure 12, $see \ Figure 13, $see \ Figure 12, $see \ Figure 13, $see \ Figure 13, $see \ Figure 12, $see \ Figure 13, $see \ Figure 14, $see \ Figure 15, $beg \ Figure 14, $see \ Figure 15, $beg \ Figure 15, $beg \ Figure 14, $see \ Figure 15, $beg \ Figure 15, $beg \ Figure 14, $see \ Figure 15, $beg \ Figure 15, $beg \ Figure 14, $see \ Figure 15, $beg \ Figure 14, $see \ Figure 15, $beg \ Figure 15, $beg \ Figure 14, $see \ Figure 15, $beg \ Figure 15, $beg \ Figure 14, $see \ Figure 15, $beg \ Figure 15, $beg \ Figure 15, $beg \ Figure 14, $see \ Figure 15, $beg \ Figure 15, $beg \ Figure 14, $see \ Figure 15, $beg \ Figure 15, $beg \ Figure 14, $see \ Figu$				-	3.45	4.1	mΩ
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $,	-	-	6.6	mΩ
				-	2.65	3.15	mΩ
				-	-	5.05	mΩ
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		gate resistance	f = 1 MHz	-	2	4	Ω
	ic charad	cteristics					
$\frac{\text{see Figure 14; see Figure 15}}{I_D = 0 \text{ A; } V_{DS} = 0 \text{ V; } V_{GS} = 10 \text{ V}} - 29 - 29 - 20 \text{ C}}{I_D = 0 \text{ A; } V_{DS} = 0 \text{ V; } V_{GS} = 10 \text{ V}} - 5 - 5 - 20 \text{ C}}$ $\frac{Q_{GS}}{Q_{GS}(th)} \text{pre-threshold}}{\text{gate-source charge}} \text{post-threshold}} \text{gate-source charge}} \text{post-threshold}}{I_D = 25 \text{ A; } V_{DS} = 12 \text{ V; } V_{GS} = 4.5 \text{ V;}} - 5 - 3.4 - 20 \text{ C}}{I_D = 25 \text{ A; } V_{DS} = 12 \text{ V; } V_{GS} = 10 \text{ V}} - 1.6 - 20 \text{ C}}{I_D = 25 \text{ A; } V_{DS} = 12 \text{ V; } \text{ see Figure 15}} - 1.6 - 20 \text{ C}}{I_D = 25 \text{ A; } V_{DS} = 12 \text{ V; } \text{ see Figure 14;}} - 2.55 - 20 \text{ C}}{I_D = 25 \text{ A; } V_{DS} = 12 \text{ V; } \text{ see Figure 14;}} - 2.55 - 20 \text{ C}}{I_D = 25 \text{ A; } V_{DS} = 12 \text{ V; } \text{ see Figure 14;}} - 2.55 - 20 \text{ C}}{I_D = 25 \text{ A; } V_{DS} = 12 \text{ V; } \text{ See Figure 14;}} - 2083 -$		total gate charge		-	33	-	nC
Q_{GS} gate-source charge $I_D = 25 \text{ A}; V_{DS} = 12 \text{ V}; V_{GS} = 4.5 \text{ V};$ -5- $Q_{GS}(th)$ pre-threshold gate-source chargepee Figure 14; see Figure 15- 3.4 - $Q_{GS}(th-pl)$ post-threshold gate-source charge- 1.6 - 3.4 - Q_{GD} gate-drain charge- 4.4 $V_{GS}(pl)$ gate-source plateau voltage $I_D = 25 \text{ A}; V_{DS} = 12 \text{ V}; see Figure 14;$ see Figure 15- 2.55 - C_{iss} input capacitance $V_{DS} = 12 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$ $T_j = 25 ^{\circ}C; see Figure 16-2083-C_{rss}reverse transfercapacitanceV_{DS} = 12 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};T_j = 25 ^{\circ}C; see Figure 16-2083-C_{rss}reverse transfercapacitanceV_{DS} = 12 \text{ V}; R_L = 0.5 \Omega; V_{GS} = 4.5 \text{ V};R_{G(ext)} = 4.7 \Omega-19.5-t_{d(off)}turn-on delay timeV_{DS} = 12 \text{ V}; R_L = 0.5 \Omega; V_{GS} = 4.5 \text{ V};19.5-t_{d(off)}turn-off delay time-32-32-$				-	16	-	nC
QGS (th)pre-threshold gate-source chargesee Figure 14; see Figure 15- 3.4 -QGS (th-pl)post-threshold gate-source charge- 1.6 QGDgate-drain charge- 4.4 -VGS (pl)gate-source plateau voltageID = 25 A; VDS = 12 V; see Figure 14; see Figure 15- 2.55 -Cissinput capacitanceVDS = 12 V; VGS = 0 V; f = 1 MHZ; T = 25 °C; see Figure 16-2083-Cossoutput capacitanceT = 25 °C; see Figure 16-501-Crssreverse transfer capacitance- 160 -td(off)turn-on delay timeVDS = 12 V; RL = 0.5 Ω ; VGS = 4.5 V; FG(ext) = 4.7 Ω -19.5-td(off)turn-off delay time- 32			$I_D = 0 \text{ A}; V_{DS} = 0 \text{ V}; V_{GS} = 10 \text{ V}$	-	29	-	nC
AddS(th)pre-threshold gate-source charge $=$ 3.4 $=$ $Q_{GS}(th-pl)$ post-threshold gate-source charge $=$ 1.6 $=$ Q_{GD} gate-drain charge $=$ 4.4 $=$ $V_{GS}(pl)$ gate-source plateau voltage $I_D = 25 \text{ A}; V_{DS} = 12 \text{ V}; \text{ see Figure 14}; see Figure 14; see Figure 15=2.55=C_{iss}input capacitanceV_{DS} = 12 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}; see Figure 16=2083=C_{oss}output capacitanceV_{DS} = 12 \text{ V}; R_L = 0.5 \Omega; V_{GS} = 4.5 \text{ V}; see Figure 16=160=C_{rss}reverse transfercapacitanceV_{DS} = 12 \text{ V}; R_L = 0.5 \Omega; V_{GS} = 4.5 \text{ V}; see Figure 19=19.5=t_{d(off)}turn-on delay timeV_{DS} = 12 \text{ V}; R_L = 0.5 \Omega; V_{GS} = 4.5 \text{ V}; see Figure 19=322=$		gate-source charge		-	5	-	nC
agate-source charge Q_{GD} gate-drain charge-4.4- $V_{GS(pl)}$ gate-source plateau voltage $I_D = 25 \text{ A}; V_{DS} = 12 \text{ V}; \text{ see Figure 14}; \\ \text{see Figure 15}$ -2.55- C_{iss} input capacitance $V_{DS} = 12 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}; \\ T_j = 25 \text{ °C}; \text{ see Figure 16}$ -2083- C_{oss} output capacitance $T_j = 25 \text{ °C}; \text{ see Figure 16}$ -501- C_{rss} reverse transfer capacitance-160- $c_{d(on)}$ turn-on delay time $V_{DS} = 12 \text{ V}; \text{ R}_L = 0.5 \Omega; \text{ V}_{GS} = 4.5 \text{ V}; \\ Fr$ -19.5- $c_{d(off)}$ turn-off delay time $C_{RG(ext)} = 4.7 \Omega$ -19- $c_{d(off)}$ turn-off delay time-32-		•	see Figure 14; see Figure 15	-	3.4	-	nC
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1		-	1.6	-	nC
voltagesee Figure 15 C_{iss} input capacitance $V_{DS} = 12 \text{ V}; \text{ V}_{GS} = 0 \text{ V}; \text{ f} = 1 \text{ MHz};$ $T_j = 25 \text{ °C}; \text{ see Figure 16}$ -2083 - C_{oss} output capacitance $T_j = 25 \text{ °C}; \text{ see Figure 16}$ -501 - C_{rss} reverse transfer capacitance-160 - $td_{(on)}$ turn-on delay time $V_{DS} = 12 \text{ V}; \text{ R}_L = 0.5 \Omega; \text{ V}_{GS} = 4.5 \text{ V};$ -19.5 - t_r rise time $R_{G(ext)} = 4.7 \Omega$ -19 - $td_{(off)}$ turn-off delay time-32 -		gate-drain charge		-	4.4	-	nC
$ \begin{array}{c cccc} C_{oss} & output capacitance \\ C_{rss} & reverse transfer \\ capacitance \\ t_{d(on)} & turn-on delay time \\ t_{r} & rise time \\ t_{d(off)} & turn-off delay time \\ \end{array} \begin{array}{c ccccc} T_{j} = 25 \ ^{\circ}C; see \ \hline Figure 16 \\ - & 501 \\ - & 160 \\ - & 10 \\ - & 19.5 \\ - & 19.5 \\ - & 19 \\ - & 32 \\ - & 32 \\ - & \end{array} $		÷ .		-	2.55	-	V
Crssreverse transfer capacitance-160 $t_{d(on)}$ turn-on delay time $V_{DS} = 12 \text{ V}; \text{ R}_L = 0.5 \Omega; \text{ V}_{GS} = 4.5 \text{ V};$ -19.5 t_r rise time $R_{G(ext)} = 4.7 \Omega$ -19- $t_{d(off)}$ turn-off delay time-32-		input capacitance		-	2083	-	pF
capacitance $t_{d(on)}$ turn-on delay time $V_{DS} = 12 \text{ V}; \text{ R}_L = 0.5 \Omega; \text{ V}_{GS} = 4.5 \text{ V};$ -19.5- t_r rise time $R_{G(ext)} = 4.7 \Omega$ -19- $t_{d(off)}$ turn-off delay time-32-		output capacitance	$T_j = 25 \text{ °C}; \text{ see } Figure 16$	-	501	-	pF
$\begin{array}{c cccc} r & rise time & R_{G(ext)} = 4.7 \ \Omega & & - & 19 & - \\ \hline d(off) & turn-off delay time & & - & 32 & - \\ \end{array}$				-	160	-	pF
$\begin{array}{c cccc} r & rise time & R_{G(ext)} = 4.7 \ \Omega & & - & 19 & - \\ \hline d_{Off)} & turn-off delay time & & - & 32 & - \\ \end{array}$		turn-on delay time		-	19.5	-	ns
		rise time	$R_{G(ext)} = 4.7 \Omega$	-	19	-	ns
		turn-off delay time		-	32	-	ns
		fall time		-	13	-	ns
PSMN2R9-25YLC All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011	YLC		All information provided in this document is subject to legal disclaimers.		© N)	KP B.V. 2011. A	All rights re

PSMN2R9-25YLC

N-channel 25 V 3.15 m Ω logic level MOSFET in LFPAK using


Table 7.	Characteristics continued					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Q _{oss}	output charge	$V_{GS} = 0 \text{ V}; V_{DS} = 12 \text{ V}; f = 1 \text{ MHz};$ $T_j = 25 ^{\circ}\text{C}$	-	18.5	-	nC
Source-d	rain diode					
V_{SD}	source-drain voltage	I _S = 25 A; V _{GS} = 0 V; T _j = 25 °C; see <u>Figure 17</u>	-	0.8	1.1	V
t _{rr}	reverse recovery time	$I_{S} = 25 \text{ A}; \text{ dI}_{S}/\text{dt} = -100 \text{ A}/\mu\text{s}; \text{ V}_{GS} = 0 \text{ V};$	-	32	-	ns
Q _r	recovered charge	$V_{DS} = 12 V$	-	23	-	nC
t _a	reverse recovery rise time	V _{GS} = 0 V; I _S = 25 A; dI _S /dt = -100 A/µs; V _{DS} = 12 V; see <u>Figure 18</u>	-	18	-	ns
t _b	reverse recovery fall time		-	14	-	ns






PSMN2R9-25YLC

N-channel 25 V 3.15 mΩ logic level MOSFET in LFPAK using




PSMN2R9-25YLC

N-channel 25 V 3.15 mΩ logic level MOSFET in LFPAK using



PSMN2R9-25YLC

N-channel 25 V 3.15 mΩ logic level MOSFET in LFPAK using



10 of 15

PSMN2R9-25YLC

N-channel 25 V 3.15 mΩ logic level MOSFET in LFPAK using

8. Package outline




Fig 19. Package outline SOT669 (LFPAK; Power-SO8)

PSMN2R9-25YLC Product data sheet

N-channel 25 V 3.15 m Ω logic level MOSFET in LFPAK using

9. Revision history

Table 8. Revision h	Revision history				
Document ID	Release date	Data sheet status	Change notice	Supersedes	
PSMN2R9-25YLC v.1	20110502	Product data sheet	-	-	

10. Legal information

10.1 Data sheet status

Document status [1] [2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <u>http://www.nxp.com</u>.

10.2 Definitions

Preview — The document is a preview version only. The document is still subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

10.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Product data sheet

N-channel 25 V 3.15 m Ω logic level MOSFET in LFPAK using

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

11. Contact information

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

10.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV, FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, I-CODE, ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse, QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

HD Radio and HD Radio logo — are trademarks of iBiquity Digital Corporation.

PSMN2R9-25YLC

N-channel 25 V 3.15 m Ω logic level MOSFET in LFPAK using

12. Contents

1	Product profile1
1.1	General description1
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Marking2
5	Limiting values3
6	Thermal characteristics5
7	Characteristics6
8	Package outline11
9	Revision history12
10	Legal information13
10.1	Data sheet status
10.2	Definitions
10.3	Disclaimers
10.4	Trademarks14
11	Contact information14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 2 May 2011 Document identifier: PSMN2R9-25YLC