

**$\mu$ PD42S4210AL, 424210AL**

**3.3 V OPERATION 4 M-BIT DYNAMIC RAM  
256 K-WORD BY 16-BIT, HYPER PAGE MODE, BYTE READ/WRITE MODE**

**Description**

The  $\mu$ PD42S4210AL, 424210AL are 262,144 words by 16 bits CMOS dynamic RAMs with optional hyper page mode.

Hyper page mode is a kind of the page mode and is useful for the read operation.

Besides, the  $\mu$ PD42S4210AL can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh.

The  $\mu$ PD42S4210AL, 424210AL are packaged in 44-pin plastic TSOP (II) and 40-pin plastic SOJ.

**Features**

- Hyper page mode (EDO)
- 262,144 words by 16 bits organization
- Single +3.3 V  $\pm 0.3$  V power supply

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode cycle time (MIN.)
$\mu$ PD42S4210AL-A60, 424210AL-A60	288 mW	60 ns	104 ns	25 ns
$\mu$ PD42S4210AL-A70, 424210AL-A70	252 mW	70 ns	124 ns	30 ns
$\mu$ PD42S4210AL-A80, 424210AL-A80	216 mW	80 ns	144 ns	35 ns

- The  $\mu$ PD42S4210AL can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
$\mu$ PD42S4210AL	512 cycles / 128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	0.288 mW (CMOS level input)
$\mu$ PD424210AL	512 cycles / 8 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	1.8 mW (CMOS level input)

The information in this document is subject to change without notice.


**Ordering Information**

Part number	Access time (MAX.)	Package	Refresh
$\mu$ PD42S4210ALG5-A60	60 ns	44-pin Plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
$\mu$ PD42S4210ALG5-A70	70 ns		
$\mu$ PD42S4210ALG5-A80	80 ns		
$\mu$ PD42S4210ALLE-A60	60 ns	40-pin Plastic SOJ (400 mil)	
$\mu$ PD42S4210ALLE-A70	70 ns		
$\mu$ PD42S4210ALLE-A80	80 ns		
$\mu$ PD424210ALG5-A60	60 ns	44-pin Plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
$\mu$ PD424210ALG5-A70	70 ns		
$\mu$ PD424210ALG5-A80	80 ns		
$\mu$ PD424210ALLE-A60	60 ns	40-pin Plastic SOJ (400 mil)	
$\mu$ PD424210ALLE-A70	70 ns		
$\mu$ PD424210ALLE-A80	80 ns		


■ 6427525 0061105 097 ■

## Pin Configurations (Marking Side)

44-pin Plastic TSOP (II) (400 mil)




40-pin Plastic SOJ (400 mil)



- |               |                                 |
|---------------|---------------------------------|
| A0 to A8      | : Address Inputs                |
| I/O1 to I/O16 | : Data Inputs/Outputs           |
| RAS           | : Row Address Strobe            |
| UCAS          | : Column Address Strobe (upper) |
| LCAS          | : Column Address Strobe (lower) |
| WE            | : Write Enable                  |
| OE            | : Output Enable                 |
| Vcc           | : Power Supply                  |
| GND           | : Ground                        |
| NC            | : No Connection                 |

■ 6427525 0061106 T23 ■

## Block Diagram



■ 6427525 0061107 96T ■

**Input/Output Pin Functions**

The  $\mu$ PD42S4210AL, 424210AL have input pins  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ <sup>Note</sup>,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ , A0 to A8 and input/output pins I/O1 to I/O16.

Pin name	Input/Output	Function
RAS (Row address strobe)	Input	<p><math>\overline{\text{RAS}}</math> activates the sense amplifier by latching a row address and selecting a corresponding word line.</p> <p>It refreshes memory cell array of one line selected by the row address.</p> <p>It also selects the following function.</p> <ul style="list-style-type: none"> <li>• <math>\overline{\text{CAS}}</math> before <math>\overline{\text{RAS}}</math> refresh</li> </ul>
CAS (Column address strobe)	Input	CAS activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A8 (Address inputs)	Input	<p>Address bus.</p> <p>Input total 18-bit of address signal, upper 9-bit and lower 9-bit in sequence (address multiplex method).</p> <p>Therefore, one word is selected from 262,144-word by 16-bit memory cell array.</p> <p>In actual operation, latch row address by specifying row address and activating RAS.</p> <p>Then, switch the address bus to column address and activate <math>\overline{\text{CAS}}</math>.</p> <p>Each address is taken into the device when <math>\overline{\text{RAS}}</math> and <math>\overline{\text{CAS}}</math> are activated.</p> <p>Therefore, the address input setup time (<math>t_{ASR}</math>, <math>t_{ASC}</math>) and hold time (<math>t_{RAH}</math>, <math>t_{CAH}</math>) are specified for the activation of RAS and CAS.</p>
WE (Write enable)	Input	Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ .
OE (Output enable)	Input	Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ . If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O16 (Data inputs/outputs)	Input/Output	16-bit data bus. I/O1 to I/O16 are used to input/output data.

**Note**  $\overline{\text{CAS}}$  means UCAS and LCAS.

■ 6427525 0061108 8T6 ■

## Hyper Page Mode

The hyper page mode is a kind of page mode with enhanced features. The two major features of the hyper page mode are as follows.

### 1. Data output time is extended.

In the hyper page mode, the output data is held to the next CAS cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the CAS cycle time becomes shorter. Therefore, in the hyper page mode, the timing margin in read cycle is larger than that of the fast page mode even if the CAS cycle time becomes shorter.

### 2. The CAS cycle time in the hyper page mode is shorter than that in the fast page mode.


In the hyper page mode, due to the data extend function, the CAS cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose trac is 60 ns as an example, the CAS cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode, read (data out) and write (data in) cycles can be executed repeatedly during one RAS cycle. The hyper page mode allows both read and write operations during one cycle, but the performance is equivalent to that of the fast page mode in that case.

The following shows a part of the hyper page mode read cycle. Specifications to be observed are described in the next page.

**Hyper Page Mode Read Cycle**



**Cautions when using the hyper page mode**

1.  $\overline{\text{CAS}}$  access should be used to operate  $t_{HPC}$  at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  as follows. The effective specification depends on the state of each signal.
  - (1) Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are inactive (at the end of read cycle)  
 $\overline{\text{WE}}$ : inactive,  $\overline{\text{OE}}$ : active  
 $t_{OFC}$  is effective when  $\overline{\text{RAS}}$  is inactivated before  $\overline{\text{CAS}}$  is inactivated.  
 $t_{OFF}$  is effective when  $\overline{\text{CAS}}$  is inactivated before  $\overline{\text{RAS}}$  is inactivated.
  - (2) Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are active or either  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$  is active (in read cycle)  
 $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ : inactive .....  $t_{OEZ}$  is effective.
  - (3) Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are inactive or  $\overline{\text{RAS}}$  is active and  $\overline{\text{CAS}}$  is inactive (at the end of read cycle)  
 $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ : active and either  $t_{RH}$  or  $t_{CH}$  must be met .....  $t_{WEZ}$  and  $t_{WPZ}$  are effective.
3. In read cycle, the effective specification depends on the state of  $\overline{\text{CAS}}$  signal when controlling data output with the  $\overline{\text{OE}}$  signal.
  - (1)  $\overline{\text{CAS}}$ : inactive,  $\overline{\text{OE}}$ : active .....  $t_{CHO}$  is effective.
  - (2)  $\overline{\text{CAS}}$ ,  $\overline{\text{OE}}$ : active .....  $t_{OCH}$  is effective.

■ 6427525 0061110 454 ■

## Electrical Specifications

- CAS means  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$ .
- All voltages are referenced to GND.
- After power up, wait more than 100  $\mu\text{s}$  and then, execute eight CAS before RAS or RAS only refresh cycles as dummy cycles to initialize internal circuit.

## Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V <sub>r</sub>		-0.5 to +4.6	V
Supply voltage	V <sub>cc</sub>		-0.5 to +4.6	V
Output current	I <sub>o</sub>		20	mA
Power dissipation	P <sub>d</sub>		1	W
Operating ambient temperature	T <sub>A</sub>		0 to +70	°C
Storage temperature	T <sub>stg</sub>		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V <sub>cc</sub>		3.0	3.3	3.6	V
High level input voltage	V <sub>IH</sub>		2.0		V <sub>cc</sub> + 0.3	V
Low level input voltage	V <sub>IL</sub>		-0.3		+0.8	V
Operating ambient temperature	T <sub>A</sub>		0		70	°C

## Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>i1</sub>	Address			5	pF
	C <sub>i2</sub>	<u>RAS</u> , <u>CAS</u> , <u>WE</u> , <u>OE</u>			7	pF
Data input/output capacitance	C <sub>io</sub>	I/O			7	pF

■ 6427525 0061111 390 ■

## DC Characteristics (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Test Condition	MIN.	MAX.	Unit	Notes
Operating current	Icc1	RAS, CAS Cycling	trac = 60 ns	80	mA	1, 2, 3
		trc = trc (MIN.)	trac = 70 ns	70		
		Io = 0 mA	trac = 80 ns	60		
Standby current	Icc2	RAS, CAS $\geq$ Vih (MIN.), Io = 0 mA		0.5	mA	
		RAS, CAS $\geq$ Vcc - 0.2 V, Io = 0 mA		0.08		
		RAS, CAS $\geq$ Vih (MIN.), Io = 0 mA		2.0		
		RAS, CAS $\geq$ Vcc - 0.2 V, Io = 0 mA		0.5		
RAS only refresh current	Icc3	RAS Cycling, CAS $\geq$ Vih (MIN.)	trac = 60 ns	80	mA	1, 2, 3, 4
		trc = trc (MIN.), Io = 0 mA	trac = 70 ns	70		
			trac = 80 ns	60		
Operating current (Hyper page mode)	Icc4	RAS $\leq$ Vil (MAX.), CAS Cycling	trac = 60 ns	80	mA	1, 2, 5
		trpc = trpc (MIN.), Io = 0 mA	trac = 70 ns	70		
			trac = 80 ns	60		
CAS before RAS refresh current	Icc5	RAS Cycling	trac = 60 ns	80	mA	1, 2
		trc = trc (MIN.)	trac = 70 ns	70		
		Io = 0 mA	trac = 80 ns	60		
CAS before RAS long refresh current (512 cycles / 128 ms, only for the $\mu$ PD42S4210AL)	Icc6	CAS before RAS refresh : <u>trc = 250.0 <math>\mu</math>s</u> RAS, CAS : Vcc - 0.2 V $\leq$ Vih $\leq$ Vih (MAX.) 0 V $\leq$ Vil $\leq$ 0.2 V	tras $\leq$ 200 ns	80	$\mu$ A	1, 2
		Standby : RAS, CAS $\geq$ Vcc - 0.2 V	tras $\leq$ 1 $\mu$ s	100		
		Address : Vil or Vil WE, OE : Vil Io = 0 mA				
CAS before RAS self refresh current (only for the $\mu$ PD42S4210AL)	Icc7	RAS, CAS : trass = 5 ms Vcc - 0.2 V $\leq$ Vih $\leq$ Vih (MAX.) 0 V $\leq$ Vil $\leq$ 0.2 V		80	$\mu$ A	2
		Io = 0 mA				
Input leakage current	Ii (Ii)	Vi = 0 to 3.6 V All other pins not under test = 0 V	-5	+5	$\mu$ A	
Output leakage current	Io (Io)	Vo = 0 to 3.6 V Output is disabled (Hi-Z)	-5	+5	$\mu$ A	
High level output voltage	Voh	Io = -2.0 mA	2.4		V	
Low level output voltage	Vol	Io = +2.0 mA		0.4	V	


- Notes 1.** Icc1, Icc3, Icc4, Icc5 and Icc6 depend on cycle rates (trc and trpc).
- 2.** Specified values are obtained with outputs unloaded.
- 3.** Icc1 and Icc3 are measured assuming that address can be changed once or less during RAS  $\leq$  Vil (MAX.) and CAS  $\geq$  Vih (MIN.).
- 4.** Icc3 is measured assuming that all column address inputs are held at either high or low.
- 5.** Icc4 is measured assuming that all column address inputs are switched only once during each hyper page cycle.

■ 6427525 0061112 227 ■


## AC Characteristics (Recommended Operating Conditions unless otherwise noted)

## AC Characteristics Test Conditions

## (1) Input timing specification



## (2) Output timing specification



(3) Loading conditions are 100 pF + 1 TTL.

## Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t <sub>RC</sub>	104	-	124	-	144	-	ns	
RAS Precharge Time	t <sub>RP</sub>	40	-	50	-	60	-	ns	
CAS Precharge Time	t <sub>CPN</sub>	10	-	10	-	10	-	ns	
RAS Pulse Width	t <sub>RPW</sub>	60	10,000	70	10,000	80	10,000	ns	
CAS Pulse Width	t <sub>CPW</sub>	10	10,000	12	10,000	15	10,000	ns	
RAS Hold Time	t <sub>RSH</sub>	10	-	12	-	15	-	ns	
CAS Hold Time	t <sub>CSH</sub>	40	-	50	-	60	-	ns	
RAS to CAS Delay Time	t <sub>RCO</sub>	14	45	14	52	14	60	ns	1
RAS to Column Address Delay Time	t <sub>RAD</sub>	12	30	12	35	12	40	ns	1
CAS to RAS Precharge Time	t <sub>CRP</sub>	5	-	5	-	5	-	ns	2
Row Address Setup Time	t <sub>ASR</sub>	0	-	0	-	0	-	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	-	10	-	12	-	ns	
Column Address Setup Time	t <sub>ASC</sub>	0	-	0	-	0	-	ns	
Column Address Hold Time	t <sub>CAH</sub>	10	-	12	-	15	-	ns	
OE Lead Time Referenced to RAS	t <sub>OES</sub>	0	-	0	-	0	-	ns	
CAS to Data Setup Time	t <sub>CLZ</sub>	0	-	0	-	0	-	ns	
OE to Data Setup Time	t <sub>OLZ</sub>	0	-	0	-	0	-	ns	
OE to Data Delay Time	t <sub>OED</sub>	13	-	15	-	15	-	ns	
Masked Byte Write Hold Time Referenced to RAS	t <sub>MWH</sub>	0	-	0	-	0	-	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	1	50	1	50	1	50	ns	
Refresh Time	$\mu$ PD42S4210AL	t <sub>REF</sub>	-	128	-	128	-	128	ms
	$\mu$ PD424210AL		-	8	-	8	-	8	ms

■ 6427525 0061113 163 ■

**Notes 1.** For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from RAS
$t_{RAD} \leq t_{RAD\ (MAX.)}$ and $t_{RCD} \leq t_{RCD\ (MAX.)}$	$t_{TRAC\ (MAX.)}$	$t_{TRAC\ (MAX.)}$
$t_{RAD} > t_{RAD\ (MAX.)}$ and $t_{RCD} \leq t_{RCD\ (MAX.)}$	$t_{TAA\ (MAX.)}$	$t_{RAD} + t_{TAA\ (MAX.)}$
$t_{RCD} > t_{RCD\ (MAX.)}$	$t_{TCAC\ (MAX.)}$	$t_{RCD} + t_{TCAC\ (MAX.)}$

$t_{RAD\ (MAX.)}$  and  $t_{RCD\ (MAX.)}$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{TRAC}$ ,  $t_{TAA}$  or  $t_{TCAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \geq t_{RAD\ (MAX.)}$  and  $t_{RCD} \geq t_{RCD\ (MAX.)}$  will not cause any operation problems.

2.  $t_{CRP\ (MIN.)}$  requirement is applied to RAS, CAS cycles preceded by any cycle.
3. This specification is applied only to the  $\mu$ PD42S4210AL.

#### Read Cycle

Parameter	Symbol	$t_{TRAC} = 60\ ns$		$t_{TRAC} = 70\ ns$		$t_{TRAC} = 80\ ns$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Access Time from RAS	$t_{TRAC}$	—	60	—	70	—	80	ns	1
Access Time from CAS	$t_{TCAC}$	—	15	—	18	—	20	ns	1
Access Time from Column Address	$t_{TAA}$	—	30	—	35	—	40	ns	1
Access Time from OE	$t_{TOEA}$	—	15	—	18	—	20	ns	
Column Address Lead Time Referenced to RAS	$t_{TRAL}$	30	—	35	—	40	—	ns	
Read Command Setup Time	$t_{TRCS}$	0	—	0	—	0	—	ns	
Read Command Hold Time Referenced to RAS	$t_{TRRH}$	0	—	0	—	0	—	ns	2
Read Command Hold Time Referenced to CAS	$t_{TRCH}$	0	—	0	—	0	—	ns	2
Output Buffer Turn-off Delay Time from OE	$t_{TOEZ}$	0	13	0	15	0	15	ns	3
CAS Hold Time to OE	$t_{TCHO}$	5	—	5	—	5	—	ns	

**Notes 1.** For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from RAS
$t_{RAD} \leq t_{RAD\ (MAX.)}$ and $t_{RCD} \leq t_{RCD\ (MAX.)}$	$t_{TRAC\ (MAX.)}$	$t_{TRAC\ (MAX.)}$
$t_{RAD} > t_{RAD\ (MAX.)}$ and $t_{RCD} \leq t_{RCD\ (MAX.)}$	$t_{TAA\ (MAX.)}$	$t_{RAD} + t_{TAA\ (MAX.)}$
$t_{RCD} > t_{RCD\ (MAX.)}$	$t_{TCAC\ (MAX.)}$	$t_{RCD} + t_{TCAC\ (MAX.)}$

$t_{RAD\ (MAX.)}$  and  $t_{RCD\ (MAX.)}$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{TRAC}$ ,  $t_{TAA}$  or  $t_{TCAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \geq t_{RAD\ (MAX.)}$  and  $t_{RCD} \geq t_{RCD\ (MAX.)}$  will not cause any operation problems.

2. Either  $t_{TRCH}$  (MIN.) or  $t_{TRRH}$  (MIN.) should be met in read cycles.
3.  $t_{TOEZ}$ (MAX) defines the time when the output achieves the condition of Hi-Z and is not referenced to  $V_{OH}$  or  $V_{OL}$ .

■ 6427525 0061114 OTT ■

## Write Cycle

Parameter	Symbol	trac = 60 ns		trac = 70 ns		trac = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
WE Hold Time Referenced to CAS	twch	10	-	10	-	15	-	ns	1
WE Pulse Width	twp	10	-	10	-	15	-	ns	1
WE Lead Time Referenced to RAS	trwl	10	-	12	-	15	-	ns	
WE Lead Time Referenced to CAS	tcwl	10	-	12	-	15	-	ns	
WE Setup Time	twcs	0	-	0	-	0	-	ns	2
OE Hold Time	toeh	0	-	0	-	0	-	ns	
Data-in Setup Time	tos	0	-	0	-	0	-	ns	3
Data-in Hold Time	tdh	10	-	10	-	12	-	ns	3

- Notes**
1.  $t_{WP}(\text{MIN.})$  is applied to late write cycles or read modify write cycles. In early write cycles,  $t_{WCH}(\text{MIN.})$  should be met.
  2. If  $t_{WCS} \geq t_{WCS}(\text{MIN.})$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
  3.  $t_{OS}(\text{MIN.})$  and  $t_{DH}(\text{MIN.})$  are referenced to the CAS falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the WE falling edge.

## Read Modify Write Cycle

Parameter	Symbol	trac = 60 ns		trac = 70 ns		trac = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read Modify Write Cycle Time	trwc	133	-	157	-	179	-	ns	
RAS to WE Delay Time	trwo	77	-	89	-	100	-	ns	1
CAS to WE Delay Time	tcwo	32	-	37	-	42	-	ns	1
Column Address to WE Delay Time	tawo	47	-	54	-	60	-	ns	1

- Note**
1. If  $t_{WCS} \geq t_{WCS}(\text{MIN.})$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If  $t_{RWD} \geq t_{RWD}(\text{MIN.})$ ,  $t_{CWD} \geq t_{CWD}(\text{MIN.})$ ,  $t_{AWD} \geq t_{AWD}(\text{MIN.})$  and  $t_{CPWD} \geq t_{CPWD}(\text{MIN.})$ , the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

■ 6427525 0061115 T36 ■

## Hyper Page Mode

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t <sub>HPC</sub>	25	-	30	-	35	-	ns	1
RAS Pulse Width	t <sub>RASP</sub>	60	125,000	70	125,000	80	125,000	ns	
CAS Pulse Width	t <sub>HCAS</sub>	10	10,000	12	10,000	15	10,000	ns	
CAS Precharge Time	t <sub>CP</sub>	10	-	10	-	10	-	ns	
Access Time from CAS Precharge	t <sub>ACP</sub>	-	35	-	40	-	45	ns	
CAS Precharge to WE Delay Time	t <sub>CPWD</sub>	52	-	59	-	65	-	ns	2
RAS Hold Time from CAS Precharge	t <sub>RHCP</sub>	35	-	40	-	45	-	ns	
Read Modify Write Cycle Time	t <sub>HPRWC</sub>	66	-	75	-	84	-	ns	
Data Output Hold Time	t <sub>DHC</sub>	5	-	5	-	5	-	ns	
OE to CAS Hold Time	t <sub>OCH</sub>	5	-	5	-	5	-	ns	4
OE Precharge Time	t <sub>OEP</sub>	5	-	5	-	5	-	ns	
Output Buffer Turn-off Delay from WE	t <sub>WEZ</sub>	0	13	0	15	0	15	ns	3,4
WE Pulse Width	t <sub>WPZ</sub>	10	-	10	-	13	-	ns	4
Output Buffer Turn-off delay from RAS	t <sub>ORF</sub>	0	13	0	15	0	15	ns	3,4
Output Buffer Turn-off delay from CAS	t <sub>OFC</sub>	0	13	0	15	0	15	ns	3,4

Notes 1. t<sub>HPC</sub>(MIN.) is applied to CAS access.

2. If t<sub>WCS</sub> ≥ t<sub>WCS</sub>(MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t<sub>RWD</sub> ≥ t<sub>RWD</sub>(MIN.), t<sub>CWD</sub> ≥ t<sub>CWD</sub>(MIN.), t<sub>AWD</sub> ≥ t<sub>AWD</sub>(MIN.) and t<sub>CPWD</sub> ≥ t<sub>CPWD</sub>(MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
3. t<sub>OFC</sub>(MAX.), t<sub>ORF</sub>(MAX.) and t<sub>WEZ</sub>(MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
4. To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective specification depends on state of each signal.
  - (1) Both RAS and CAS are inactive (at the end of the read cycle)
    - WE: inactive, OE: active
    - t<sub>OFC</sub> is effective when RAS is inactivated before CAS is inactivated.
    - t<sub>ORF</sub> is effective when CAS is inactivated before RAS is inactivated.
  - (2) Both RAS and CAS are active or either RAS or CAS is active (in read cycle)
    - WE, OE: inactive ..... t<sub>OZ</sub> is effective.
  - (3) Both RAS and CAS are inactive or RAS is active and CAS is inactive (at the end of read cycle)
    - WE, OE: active and either t<sub>RRH</sub> or t<sub>RCH</sub> must be met ..... t<sub>WEZ</sub> and t<sub>WPZ</sub> are effective.
  - (4) WE: inactive (in read cycle)
    - CAS: inactive, OE: active ..... t<sub>OHO</sub> is effective.
    - CAS, OE: active ..... t<sub>OCH</sub> is effective.


## Refresh Cycle

Parameter	Symbol	tRAC = 60 ns		tRAC = 70 ns		tRAC = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
CAS Setup Time	tCSR	5	-	5	-	5	-	ns	
CAS Hold Time (CAS before RAS Refresh)	tCHR	10	-	10	-	10	-	ns	
RAS Precharge CAS Hold Time	tRPC	5	-	5	-	5	-	ns	
RAS Pulse Width (CAS before RAS Self Refresh)	tRASS	100	-	100	-	100	-	$\mu$ s	1
RAS Precharge Time (CAS before RAS Self Refresh)	tRPS	110	-	130	-	150	-	ns	1
CAS Hold Time (CAS before RAS Self Refresh)	tCHS	-50	-	-50	-	-50	-	ns	1
WE Hold Time	tWHR	15	-	15	-	15	-	ns	

Note 1. This specification is applied only to the  $\mu$ PD42S4210AL.

■ 6427525 0061117 809 ■


## Read Cycle



■ 6427525 0061118 745 ■


889

## Upper Byte Read Cycle



Remark L I/O: Hi-Z

## Lower Byte Read Cycle




**Remark** U I/O: Hi-Z

■ 6427525 0061120 3T3 ■


891

## Early Write Cycle



**Remark**  $\overline{OE}$ : Don't care

## Upper Byte Early Write Cycle




**Remark** OE, L I/O: Don't care

■ 6427525 0061122 176 ■


893

## Lower Byte Early Write Cycle



**Remark**  $\overline{OE}$ , U I/O: Don't care


## Late Write Cycle



■ 6427525 0061124 T49 ■


895

## Upper Byte Late Write Cycle



**Remark** L I/O: Don't care

## Lower Byte Late Write Cycle




**Remark** U I/O: Don't care


■ 6427525 0061126 811 ■

897

## Read Modify Write Cycle




## Upper Byte Read Modify Write Cycle



**Remark** In this cycle, the input data to Lower I/O is ineffective. The data out of that remains Hi-Z.


■ 6427525 0061128 694 ■

## Lower Byte Read Modify Write Cycle



**Remark** In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.

## Hyper Page Mode Read Cycle




**Remark** In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

■ 6427525 0061130 242 ■

901


## Hyper Page Mode Byte Read Cycle



- Remark**
1. In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
  2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

■ 6427525 0061131 189 ■


## Hyper Page Mode Read Cycle (WE Control)



**Remark** In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


■ 6427525 0061132 015 ■

903

Hyper Page Mode Read Cycle ( $\overline{OE}$  Control)

**Remark** In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

## Hyper Page Mode Early Write Cycle




**Remarks** 1.  $\overline{OE}$ : Don't care

2. In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

■ 6427525 0061134 998 ■

905


## Hyper Page Mode Byte Early Write Cycle



**Remarks** 1.  $\overline{OE}$ : Don't care

2. In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
3. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.


■ 6427525 0061135 824 ■

**Hyper Page Mode Late Write Cycle**

**Remark** In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

■ 6427525 0061136 760 ■


## Hyper Page Mode Byte Late Write Cycle



- Remarks**
1. In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
  2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.


■ 6427525 0061137 6T? ■

## Hyper Page Mode Read Modify Write Cycle



**Remark** In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


## Hyper Page Mode Byte Read Modify Write Cycle




- Remarks**
1. In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
  2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

■ 6427525 0061139 47T ■

## Hyper Page Mode Read and Write Cycle



**Remark** In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive  $\overline{CAS}$  cycles within the same  $\overline{RAS}$  cycle.

**CAS Before RAS Self Refresh Cycle (Only for the  $\mu$ PD42S4210AL)**

**Remark** Address, WE, OE: Don't care    L I/O, U I/O: Hi-Z

**Cautions on Use of CAS Before RAS Self Refresh**

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

**(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh**


When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 512 times within an 8 ms interval just before and after setting CAS before RAS self refresh.

**(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh**


When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh 512 times within an 8 ms interval just before and after setting CAS before RAS self refresh.

For details, please refer to How to use DRAM User's Manual.

■ 6427525 0061141 028 ■

**CAS Before RAS Refresh Cycle**

**Remark** Address,  $\overline{WE}$ ,  $\overline{OE}$ : Don't care L I/O, U I/O: Hi-Z


**RAS Only Refresh Cycle**

**Remark**  $\overline{WE}$ ,  $\overline{OE}$ : Don't care L I/O, U I/O: Hi-Z

■ 6427525 0061142 T64 ■


913

## Hidden Refresh Cycle (Read)



■ 6427525 0061143 9T0 ■

## Hidden Refresh Cycle (Write)




**Remark**  $\overline{OE}$ : Don't care

■ 6427525 0061144 837 ■

915

## Package Drawings

## 44 PIN PLASTIC TSOP(II) (400 mil)



## NOTE



Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	18.63 MAX.	0.734 MAX.
B	0.93 MAX.	0.037 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	0.32 <sup>+0.08</sup> <sub>-0.07</sub>	0.013 <sup>+0.003</sup> <sub>-0.003</sub>
E	0.1 <sup>+0.05</sup>	0.004 <sup>+0.002</sup>
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	11.76 <sup>+0.2</sup>	0.463 <sup>+0.008</sup>
I	10.16 <sup>+0.1</sup>	0.400 <sup>+0.004</sup>
J	0.8 <sup>+0.2</sup>	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.145 <sup>+0.025</sup> <sub>-0.015</sub>	0.006 <sup>+0.001</sup>
L	0.5 <sup>+0.1</sup>	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
M	0.13	0.005
N	0.10	0.004
P	3° <sup>+7°</sup> <sub>-3°</sub>	3° <sup>+7°</sup> <sub>-3°</sub>

S4-G5-80-7JF4

■ 6427525 0061145 773 ■

## 40 PIN PLASTIC SOJ (400 mil)



## NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
B	26.29 <sup>+0.2</sup> <sub>-0.35</sub>	1.035 <sup>+0.008</sup> <sub>-0.014</sub>
C	10.16	0.400
D	11.18 <sup>+0.2</sup>	0.440 <sup>+0.008</sup>
E	1.08 <sup>+0.15</sup>	0.043 <sup>+0.006</sup> <sub>-0.007</sub>
F	0.7	0.028
G	3.5 <sup>+0.2</sup>	0.138 <sup>+0.008</sup>
H	2.4 <sup>+0.2</sup>	0.094 <sup>+0.009</sup>
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27(T.P.)	0.050(T.P.)
M	0.40 <sup>+0.10</sup>	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
N	0.12	0.005
P	9.40 <sup>+0.20</sup>	0.370 <sup>+0.008</sup>
Q	0.15	0.006
T	R0.85	R0.033
U	0.20 <sup>+0.10</sup> <sub>-0.05</sub>	0.008 <sup>+0.004</sup> <sub>-0.002</sub>

P40LE-400A-2

■ 6427525 0061146 60T ■

917

**Recommended Soldering Conditions**

Please consult with our sales offices for soldering conditions of the μPD42S4210AL, 424210AL.

**Types of Surface Mount Device**

**μPD42S4210ALG5, 424210ALG5:** 44-pin plastic TSOP (II) (400 mil)

**μPD42S4210ALLE, 424210ALLE:** 40-pin plastic SOJ (400 mil)

■ 6427525 0061147 546 ■

918