

# 262,144 x 8 HIGH-SPEED, LOW VOLTAGE CMOS EPROM

ADVANCE INFORMATION
JULY 1996

# **FEATURES**

- · Fast read access time: 90 ns
- Industrial and commercial temperature ranges available
- 5V ±10% or 2.7V to 3.6V power supply tolerance
- JEDEC-approved pinout
- Standard 32-pin PLCC and TSOP packages

# **DESCRIPTION**


The *ISSI* IS27LV020 is a high-speed, low voltage 2 megabit (256K-word by 8-bit) Ultraviolet Erasable CMOS Programmable Read-Only Memory. This superior random access capability and low voltage operation results from a focused high-speed design.

The device is ideal for use with battery powered applications. Designers may take full advantage of high-speed digital signal processors and microprocessors at battery voltages by allowing code to be executed at full speed directly out of EPROM.

The IS27LV020 uses *ISSI*'s write programming algorithm which allows the entire chip to be programmed in typically less than 30 seconds.

This product is available in One-Time Programmable (OTP) PLCC and TSOP packages over commercial and industrial temperature ranges.

# **FUNCTIONAL BLOCK DIAGRAM**




This document contains ADVANCE INFORMATION. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1996, Integrated Silicon Solution, Inc.

# PIN CONFIGURATIONS\

# 32-Pin PLCC

### $\overline{PGM}$ ( $\bar{P}$ ) SS A15 A16 A12 A17 **INDEX** 32 31 30 29 🛮 A14 A7 🛮 A6 🛛 6 28 A13 A5 🛮 27 🛮 A8 A4 🛮 8 26 🛮 A9 A3 🛮 9 25 🛮 A11 A2 10 24 DE (G) A1 🛮 11 23 A10 A0 1 12 22 CE (Ē) DQ0 13 21 DQ7 15 16 17 18 19 DQ3 GND **D**04 DQS

# 32-Pin TSOP



# **PIN DESCRIPTIONS**

A0-A17	Address Inputs
CE (E)	Chip Enable Input
DQ0-DQ7	Data Inputs/Outputs
ŌĒ (Ġ)	Output Enable Input
PGM (P)	Program Enable Input
Vcc	Power Supply Voltage
VPP	Program Supply Voltage
GND	Ground

# **FUNCTIONAL DESCRIPTION**

# Erasing the IS27LV020

In order to clear all locations of their programmed contents, it is necessary to expose the IS27LV020 to an ultraviolet light source. A dosage of 30W - sec/cm² is required to completely erase the IS27LV020. This dosage can be obtained by exposure to an ultraviolet lamp-wavelength of 2537 Angstroms (Å)—with intensity of 12,000  $\mu$ W/cm² for 30 to 40 minutes. The IS27LV020 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the IS27LV020, and similar devices, will erase with light sources having wavelengths shorter than 4000Å. The exposure to fluorescent light and sunlight will eventually erase the IS27LV020 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

# Programming the IS27LV020

Upon delivery, or after each erasure, the IS27LV020 has 2,097,152 bits in the "ONE", or HIGH state. "ZEROs" are loaded into the IS27LV020 through the procedure of programming.

The programming mode is entered when  $12.75\pm0.25V$  is applied to the VPP pin, Vcc=6.25V,  $\overline{CE}$  and  $\overline{PGM}$  is at VIL, and  $\overline{OE}$  is at VIH. For programming, the data to be programmed is applied eight bits in parallel to the data output pins.

The write programming algorithm reduces programming time by using 100  $\mu s$  programming pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.

The write programming algorithm programs and verifies at Vcc = 6.25V and Vpp = 12.75V. After the final address is completed, all byte are compared to the original data with Vcc = 5.25V.

# Program Inhibit

Programming of multiple IS27LV020s in parallel with different data is also easily accomplished. Except for  $\overline{CE}$ , all like inputs of the parallel IS27LV020 may be common. A TTL low-level program pulse applied to an IS27LV020  $\overline{CE}$  input with VPP = 12.75  $\pm$  0.25V,  $\overline{PGM}$  LOW and  $\overline{OE}$  HIGH will program that IS27LV020. A high-level  $\overline{CE}$  input inhibits the other IS27LV020 from being programmed.

# **Program Verify**

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with  $\overline{OE}$  and  $\overline{CE}$  at  $V_{IL}$ ,  $\overline{PGM}$  at  $V_{IH}$ , and  $V_{PP}$  between 12.5V and 13.0V.

### **Auto Select Mode**

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C  $\pm$  5°C ambient temperature range that is required when programming the IS27LV020.

To activate this mode, the programming equipment must force  $12.0 \pm 0.5 \text{V}$  on address line A9 of the IS27LV020. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V<sub>IL</sub> to V<sub>IH</sub>. All other address lines must be held at V<sub>IL</sub> during auto select mode.

Byte 0 (A0 =  $V_{IL}$ ) represents the manufacturer code, and byte 1 (A0 =  $V_{IH}$ ), the device identifier code. For the IS27LV020, these two identifier bytes are given in the Mode Select table. All identifiers manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

### **Read Mode**

The IS27LV020 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable  $(\overline{CE})$  is the power control and should be used for device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from  $\overline{CE}$  to output (tce). Output Enable  $(\overline{OE})$  is the output control and should be used to get data to the output pins, independent of device selection. Data is available at the outputs toe after the falling edge of  $\overline{OE}$  assuming that  $\overline{CE}$  has been LOW and addresses have been stable for at least tacc – toe.

# Standby Mode

The IS27LV020 has a standby mode which reduces the maximum Vcc active current. It is placed in standby mode when  $\overline{\text{CE}}$  is at Vih. The amount of current drawn in standby mode depends on the frequency and the number of address pins switching. The IS27LV020 is specified with 50% of the address lines toggling at 10 MHz. A reduction of the frequency or quantity of address lines toggling will

significantly reduce the actual standby current.

# **Output OR-Tieing**

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- Assurance that output bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device-selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

# **System Applications**

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device at a minimum, a 0.1  $\mu F$  ceramic capacitor (high-frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

# TRUTH TABLE(1,2)

Mode		CE	ŌĒ	PGM	<b>A</b> 0	<b>A</b> 9	VPP	Outputs
Read		VıL	VIL	Х	X	X	Vcc	Dout
Output Disable		VIL	ViH	Χ	Х	Х	Vcc	Hi-Z
Standby		VIH	Х	Χ	Х	Х	Vcc	Hi-Z
Program		VIL	ViH	VIL	X	Х	VPP	Din
Program Verify		VIL	VIL	ViH	Х	X	VPP	Dout
Program Inhibit		ViH	X	Х	Х	Х	VPP	Hi-Z
Auto Select(3)	Manufacturer Code	VIL	VIL	Χ	VIL	Vн	Vcc	D5H
	Device Code	VIL	VIL	X	Vін	Vн	Vcc	97H

### Notes:

- 1.  $VH = 12.0V \pm 0.5V$ .
- 2. X = Either VIH or VII
- 3. A1-A8 = A10-A17 = VIL
- 4. See DC Programming Characteristics for VPP voltage during programming.


# **OPERATING RANGE**

Range	<b>Ambient Temperature</b>	Vcc
Commercial	0°C to +70°C	2.7V to 3.6V or 5V ± 10%
Industrial(1)	-40°C to +85°C	2.7V to 3.6V or 5V ± 10%

### Note:

1. Operating ranges define those limits between which the functionally of the device is guaranteed.

# LOGIC SYMBOL



# **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND		
	All pins except A9 and VPP	$-0.6$ to Vcc + $0.5^{(2)}$	V
	VPP	$Vcc - 0.3$ to $13.5^{(2,3)}$	V
	A9	-0.6 to 13.5 <sup>(2,3)</sup>	V
	Vcc	-0.6 to 7.0 <sup>(2)</sup>	V
TA	Ambient Temperature with Power Applied	-65 to +125	°C
Тѕтс	Storage Temperature (OTP)	-65 to +125	°C
Тѕтс	Storage Temperature (All others)	-65 to +150	°C

### **Notes:**

- Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the
  device. This is a stress rating only and functional operation of the device at these or any other conditions above
  those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum
  rating conditions for extended periods may affect reliability.
- Minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods less than 10 ns. Maximum DC voltage on output pins is Vcc + 0.5V which may overshoot to Vcc + 2.0V for periods less than 10 ns.
- 3. Maximum DC voltage on A9 or VPP may overshoot to +13.5V for periods less than 10 ns.

# DC ELECTRICAL CHARACTERISTICS(1,2,3) (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Voн Output HIGH Voltage		$Vcc = 4.5V$ , $IoH = -400 \mu A$	2.4		V
		Vcc = 2.7V, $IoH = -2.0  mA$	2.4		-
		Vcc = 2.7V, $Ioh = -100  mA$	Vcc - 0.2		
		$Vcc = 2.7V$ , $loh = -20 \mu A$	Vcc - 0.1	_	
Vol	Output LOW Voltage	Vcc = 4.5V, loL = 2.1 mA		0.45	٧
		Vcc = 2.7V, $IoL = 2.0  mA$	_	0.40	
		Vcc = 2.7V, $IoL = 100  mA$	_	0.20	
		$Vcc = 2.7V$ , $lol = 20 \mu A$	_	0.10	
VIH	Input HIGH Voltage(4)	Vcc = 4.5V	2.0	Vcc + 0.5	
		Vcc = 3.0V to 3.6V	2.0	Vcc + 0.5	
		Vcc = 2.7V to 3.6V	0.7 x Vcc	Vcc + 0.5	
VIL	Input LOW Voltage(4)	Vcc = 4.5V	-0.5	0.8	V
		Vcc = 3.0V to 3.6V	2.0	Vcc + 0.5	_
		Vcc = 2.7V to 3.6V	0.7 x Vcc	Vcc + 0.5	
lu	Input Load Current	$V_{IN} = 0V \text{ to } +V_{CC}$	-	5.0	μΑ
lLO	Output Leakage Current	Vout = 0V to +Vcc		5	μА

### Notes:

- 1. Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP. Never try to force VPP LOW to 1V below Vcc. Manufacturer suggests to tie VPP and Vcc together during the READ operation.
- 2. Caution: the IS27LV020 must not be removed from (or inserted into) a socket when Vcc or VPP is applied.
- 3. Minimum DC input voltage is -0.5V. During transitions, the inputs may undershoot to -2.0V for periods less than 10 ns. Maximum DC voltage on output pins is Vcc + 0.5V which may overshoot to Vcc + 2.0V for periods less than 10 ns.
- 4. Tested under static DC conditions.

# POWER SUPPLY CHARACTERISTICS(1,2,5) (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lcc1 Vcc Operating Supply Current <sup>(3)</sup>		Vcc = 5.5V, <del>CE</del> = V <sub>IL</sub> louт = 0 mA, f = 5 MHz	_	25	mA
		Vcc = 3.3V, <del>CE</del> = V <sub>IL</sub> lout = 0 mA, f = 5 MHz		8	mA
PP1	VPP Current During Read(4)	$Vcc = Max., \overline{CE} = \overline{OE} = ViL, VPP = Vcc$	<del></del>	10	μΑ
Iccsв0	Vcc CMOS Standby Current	CE ≥ Vcc ± 0.3V, Vcc = 5.0V		100	μA
		<u>CE</u> ≥ Vcc ± 0.3V, Vcc = 3.0V		20	μΑ
Iccs <sub>B</sub> 1	Vcc TTL Standby Current	CE ≥ ViH, Vcc = 5.0V		1.0	mA
		CE ≥ VIH, Vcc = 3.0V	_	100	μА

- 1. Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP. Never try to force VPP LOW to 1V below Vcc. Manufacturer suggests to tie VPP and Vcc together during the READ operation.
- 2. Caution: the IS27LV020 must not be removed from (or inserted into) a socket when Vcc or VPP is applied.
- 3. Icc1 is tested with  $\overline{OE} = VIH$  to simulate open outputs.
- 4. Maximum active power usage is the sum of Icc and IPP.
- 5. Minimum DC input voltage is -0.5V. During transitions, the inputs may undershoot to -2.0V for periods less than 10 ns. Maximum DC voltage on output pins is Vcc + 0.5V which may overshoot to Vcc + 2.0V for periods less than 10 ns.


# CAPACITANCE(1,2,3)

Symbol	Parameter	Conditions	Тур.	Max.	Unit
Cin	Address Input Capacitance	VIN = 0V	4	8	pF
Соит	Output Capacitance	Vout = 0V	8	12	pF


### Notes:

- 1. Typical values are for nominal supply voltage.
- 2. This parameter is only sampled, but not 100% tested.
- 3. Test conditions: TA = 25°C, f = 1 MHz.

# **SWITCHING TEST CIRCUIT**



# **SWITCHING TEST WAVEFORM**



# Notes:

AC Testing:

- 1. Inputs are driven at 2.4V for a logic "1" and 0.45V for a logic "0".
- Input pulse rise and fall skew rate ≥ 1.5V/ns.

# SWITCHING CHARACTERISTICS(1,3,4) (Over Operating Range)


JEDEC	Std.	Std.		-90		-90 -100		00	-1	20	
Symbol	Symbol	Parameter	<b>Test Conditions</b>	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
tavqa	tacc	Address to Output Delay	CE = OE = VIL	_	90	_	100	_	120	ns	
telav	tce	Chip Enable to Output Delay	OE = VIL	_	90		100	_	120	ns	
tglav	toe	Output Enable to Output Delay	CE = VIL	_	35		45	_	45	ns	
teноz, tgнqz	t <sub>DF</sub> <sup>(2)</sup>	Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float		0	20	0	20	0	25	ns	
tavox	tон	Output Hold from Address, CE or OE whichever occured first		0	_	0		0	_	ns	

# Notes:

- 1. Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.
- 2. This parameter is only sampled, not 100% tested.
- 3. Caution: The IS27LV020 must not be removed from (or inserted into) a socket or board when VPP or Vcc applied.
- 4. Output Load: 1 TTL gate and C = CL. Input Rise and Fall times: 20 ns. Input Pulse Levels: 0.45 to 2.4V.

Timing Measurement Reference Level: 0.8V nd 2.0V inputs and outputs.

# **SWITCHING WAVEFORMS**



- OE may be delayed up to tacc toe after the falling edge of CE without impact on tacc.
   tdf is specified from OE or CE, whichever occurs first.

IS27LV020

# DC PROGRAMMING CHARACTERISTICS(1,2,3,4) (TA = +25°C ± 5°C)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage During Verify	Іон = -400 μА	2.4		V
Vol	Output LOW Voltage During Verify	loL = 2.1 mA		0.45	V
ViH	Input HIGH Voltage		2.0	Vcc + 0.5	V
ViL	Input LOW Voltage (All Inputs)		-0.5	0.8	V
Vн	A9 Auto Select Voltage	-	11.5	12.5	
lu	Input Current (All Inputs)	VIN = VIL OF VIH		1.0	<u>μ</u> Α
lcc	Vcc Supply Current		_	50	mA
<b>I</b> PP	VPP Supply Current	CE = VIL, OE = VIH	_	30	mA
Vcc	Supply Voltage		6.0	6.5	
VPP	Programming Voltage		12.5	13.0	V

# SWITCH PROGRAMMING CHARACTERISTICS(1,2,3,4) (Ta = +25°C $\pm$ 5°C)

JEDEC Symbol	Std. Symbol	Parameter	Min.	Max.	Unit
tavel	tas	Address Setup Time	2	_	μѕ
tozgl	toes	OE Setup Time	2		μs
tovel	tos	Data Setup Time	2	<del>_</del>	μs
tghax	tан	Address Hold Time	0		μs
<b>t</b> EHDX	tон	Data Hold Time	2		μs
tgнаz	<b>t</b> DFP	OE HIGH to Output Float Delay	0	130	ns
tvps	tvps	VPP Setup Time	2		μs
teleh1	tpw	PGM Program Pulse Width	95	105	μs
tvcs	tvcs	Vcc Setup Time	2		μs
telpl	tces	CE Setup Time	2		μs
tglav	<b>t</b> oe	Data Valid from OE	_	150	ns

# Notes:


1. Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.

2. VPP must be ≥ Vcc during the entire programming and verifying procedure.

4. Programming characteristics are sampled but not 100% tested at worst-case conditions.

<sup>3.</sup> When programming IS27LV020, a 0.1 μF capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.


# PROGRAMMING ALGORITHM WAVEFORM(1,2)



# Notes:

- 1. The timing reference level is 1.5V for inputs and outputs.
- 2. to E and to FP are characteristics of the device but must be accommodated by the programmer.

# **PROGRAMMING FLOW CHART**



# **ORDERING INFORMATION**

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part Number	Package
90 90	IS27LV020-90PL IS27LV020-90T	PLCC – Plastic Leaded Chip Carrier TSOP
100 100	IS27LV020-10PL IS27LV020-10T	PLCC – Plastic Leaded Chip Carrier TSOP
120 120	IS27LV020-12PL IS27LV020-12T	PLCC – Plastic Leaded Chip Carrier TSOP

# **ORDERING INFORMATION**

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part Number	Package
90 90	IS27LV020-90PLI IS27LV020-90TI	PLCC - Plastic Leaded Chip Carrier TSOP
100 100	IS27LV020-10PLI IS27LV020-10TI	PLCC – Plastic Leaded Chip Carrier TSOP
120 120	IS27LV020-12PLI IS27LV020-12TI	PLCC - Plastic Leaded Chip Carrier TSOP




# Integrated Silicon Solution, Inc.

680 Almanor Avenue Sunnyvale, CA 94086

Tel: (408) 733-4774 Fax: (408) 245-4774

Tool Free: 1-800-379-4774 http://www.issiusa.com

**PLCC (Plastic Leaded Chip Carrier)** 




Plasstic Leaded Chip Carrier (PL)							
*** /,	Millimeters		Inches				
Symbol	Min	Max	Min	Max			
Ref. Std.							
No. Leads		3	32				
Α	3.33	3.56	0.131	0.140			
A1	0.50	_	0.020				
A2	2.67	2.93	0.105	0.115			
A3	1.91	2.41	0.075	0.095			
b	0.66	0.81	0.026	0.032			
b1	0.33	0.54	0.013	0.021			
С	0.20	0.35	0.008	0.014			
D	13.89	14.05	0.547	0.553			
D1	14.86	15.10	0.585	0.595			
D2		10.16		0.400			
Е	11.35	11.51	0.447	0.453			
E1	12.32	12.57	0.485	0.495			
<b>E</b> 2		7.62	_	0.300			
е	1.27 BSC		0.050 BSC				
θ	0°	10°	0°	10°			


- 1. Controlling dimension: millimeters/inches, unless otherwise specified.
- BSC = Basic lead spacing between centers.
   Dimensions D and E do not include mold flash protrusions.
- 4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.
- 5. ND and NE represent the number of leads in D and E directions, respectively.
- 6. D1 and E1 should be measured from the bottom of the package.

# Integrated Silicon Solution, Inc.

PK13197PL Rev. B 01/31/97

Plastic TSOP - 32 pins Package Code: T (Type I)





Plastic TSOP (T—Type I)							
	Millimeters		Inches				
Symbol	Min	Max	Min	Max			
Ref. Std.							
No. Leads	32						
Α		1.20	_	0.047			
<u>A1</u>	0.05	0.25	0.002	0.010			
В	0.17	0.23	0.007	0.009			
С	0.12	0.17	0.006	0.014			
D	7.90	8.10	0.308	0.316			
E	18.30	18.50	0.714	0.722			
Н	19.80	20.20	0.772	0.788			
е	0.50 BSC		0.020 BSC				
L	0.40	0.60	0.016	0.024			
α	0°	8°	0°	8°			

# Notes:

- Controlling dimension: millimeters, unless otherwise specified.
- 2. BSC = Basic lead spacing between centers.
- Dimensions D and E do not include mold flash protrusions and should be measured from the bottom of the package.
- Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.

# Integrated Silicon Solution, Inc.

PK13197T32 Rev. B 01/31/97