

Advanced Power MOSFET

IRLZ34A

FEATURES

- Logic-Level Gate Drive
- Avalanche Rugged Technology
- Rugged Gate Oxide Technology
- Lower Input Capacitance
- Improved Gate Charge
- Extended Safe Operating Area
- Lower Leakage Current : 10 μ A (Max.) @ $V_{DS} = 60V$
- Lower $R_{DS(on)}$: 0.033 Ω (Typ.)

$$BV_{DSS} = 60 V$$

$$R_{DS(on)} = 0.046 \Omega$$

$$I_D = 30 A$$

TO-220



1.Gate 2. Drain 3. Source

Absolute Maximum Ratings

Symbol	Characteristic	Value	Units
V_{DSS}	Drain-to-Source Voltage	60	V
I_D	Continuous Drain Current ($T_C=25^\circ C$)	30	A
	Continuous Drain Current ($T_C=100^\circ C$)	21	
I_{DM}	Drain Current-Pulsed ①	105	A
V_{GS}	Gate-to-Source Voltage	+ 20	V
E_{AS}	Single Pulsed Avalanche Energy ②	463	mJ
I_{AR}	Avalanche Current ①	30	A
E_{AR}	Repetitive Avalanche Energy ①	8.3	mJ
dv/dt	Peak Diode Recovery dv/dt ③	5.5	V/ns
P_D	Total Power Dissipation ($T_C=25^\circ C$)	83	W
	Linear Derating Factor	0.55	
T_J, T_{STG}	Operating Junction and Storage Temperature Range	- 55 to +175	$^\circ C$
T_L	Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5-seconds	300	

Thermal Resistance

Symbol	Characteristic	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	--	1.81	$^\circ C/W$
$R_{\theta CS}$	Case-to-Sink	0.5	--	
$R_{\theta JA}$	Junction-to-Ambient	--	62.5	



IRLZ34A

N-CHANNEL POWER MOSFET

Electrical Characteristics (T_C=25°C unless otherwise specified)

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
BV _{DSS}	Drain-Source Breakdown Voltage	60	--	--	V	V _{GS} =0V, I _D =250 μA
ΔBV/ΔT _J	Breakdown Voltage Temp. Coeff.	--	0.06	--	V/°C	I _D =250 μA <i>See Fig 7</i>
V _{GS(th)}	Gate Threshold Voltage	1.0	--	2.0	V	V _{DS} =5V, I _D =250 μA
I _{GSS}	Gate-Source Leakage, Forward	--	--	100	nA	V _{GS} =20V
	Gate-Source Leakage, Reverse	--	--	-100		V _{GS} =-20V
I _{DSS}	Drain-to-Source Leakage Current	--	--	10	μA	V _{DS} =60V
		--	--	100		V _{DS} =48V, T _C =150°C
R _{DS(on)}	Static Drain-Source On-State Resistance	--	--	0.046	Ω	V _{GS} =5V, I _D =15A ④
g _{fs}	Forward Transconductance	--	19	--	Ω	V _{DS} =30V, I _D =15A ④
C _{iss}	Input Capacitance	--	970	1260	pF	V _{GS} =0V, V _{DS} =25V, f=1MHz <i>See Fig 5</i>
C _{oss}	Output Capacitance	--	334	385		
C _{rss}	Reverse Transfer Capacitance	--	131	150		
t _{d(on)}	Turn-On Delay Time	--	13	35	ns	V _{DD} =30V, I _D =30A, R _G =6 Ω <i>See Fig 13</i> ④ ⑤
t _r	Rise Time	--	21	55		
t _{d(off)}	Turn-Off Delay Time	--	36	80		
t _f	Fall Time	--	28	65		
Q _g	Total Gate Charge	--	27	35	nC	V _{DS} =48V, V _{GS} =5V, I _D =30A <i>See Fig 6 & Fig 12</i> ④ ⑤
Q _{gs}	Gate-Source Charge	--	9	--		
Q _{gd}	Gate-Drain ("Miller") Charge	--	12	--		

Source-Drain Diode Ratings and Characteristics

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
I _S	Continuous Source Current	--	--	30	A	Integral reverse pn-diode in the MOSFET
I _{SM}	Pulsed-Source Current ①	--	--	105		
V _{SD}	Diode Forward Voltage ④	--	--	1.6	V	T _J =25°C, I _S =30A, V _{GS} =0V
t _{rr}	Reverse Recovery Time	--	64	--	ns	T _J =25°C, I _F =30A
Q _{rr}	Reverse Recovery Charge	--	0.122	--	μC	di _F /dt=100A/μs ④

Notes ;

- ① Repetitive Rating : Pulse Width Limited by Maximum Junction Temperature
- ② L=0.6mH, I_{AS}=30A, V_{DD}=25V, R_G=27Ω, Starting T_J=25°C
- ③ I_{SD} ≤ 30A, di/dt ≤ 300A/μs, V_{DD} ≤ BV_{DSS}, Starting T_J=25°C
- ④ Pulse Test : Pulse Width = 250 μs, Duty Cycle ≤ 2%
- ⑤ Essentially Independent of Operating Temperature

Fig 1. Output Characteristics




Fig 2. Transfer Characteristics




Fig 3. On-Resistance vs. Drain Current




Fig 4. Source-Drain Diode Forward Voltage




Fig 5. Capacitance vs. Drain-Source Voltage





Fig 6. Gate Charge vs. Gate-Source Voltage










Fig 12. Gate Charge Test Circuit & Waveform




Fig 13. Resistive Switching Test Circuit & Waveforms




Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms







Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms




6


TO-220 (1)



TO-220 (2)



TO-220 (5)



NOTE