

HYUNDAI

HY514460B Series

256K x 16-bit CMOS DRAM with 2 CAS & WPB

PRELIMINARY

DESCRIPTION

The HY514460B is the new generation and fast dynamic RAM organized 262,144 x 16-bit configuration employing advanced submicron CMOS process technology and advanced circuit design technique to achieve fast access time. Independent read and write of upper and lower byte is controlled by 2 separate CAS inputs. It gives Write-Per-Bit function useful for graphics applications.

Refresh control is provided through RAS-only, CAS-before-RAS, hidden refresh and self refresh modes. The HY514460B conforms to JEDEC pinpoint standards and is available in industry standard 400mil 40pin SOJ and 40/44pin TSOP-II and reverse TSOP-II packages.

FEATURES

- Low power dissipation
Max. battery back-up 1.1mW (L-part)
Max. CMOS standby 0.825mW (L-part)
5.5mW

Max. TTL standby 5.5mW

Max. Self refresh 1.1mW (SL-part)

Max. operating

Speed	Power
60	715.0mW
70	660.0mW
80	605.0mW

- Single power supply of 5V±10%
- TTL compatible inputs and outputs
- Fast access time


Speed	t _{RAC}	t _{CAC}	t _{PC}
60	60ns	15ns	40ns
70	70ns	20ns	40ns
80	80ns	20ns	50ns

- Fast page mode operation
- 2 CAS inputs for upper and lower byte control
- Write-Per-Bit function
- Read-Modify-Write capability
- CAS-before-RAS, RAS-only, Hidden refresh and Self refresh
- 512 refresh cycles / 128ms (L-part)
512 refresh cycles / 8ms


PIN DESCRIPTION

RAS	Row Address Strobe
LCAS, UCAS	Column Address Strobe
WB/WE	Write-Per-Bit/Write Enable
OE	Output Enable
A0-A8	Address Input
W/DQ0-15	Write Mask/Data IO
VCC	Power (+5V)
VSS	Ground

PIN CONNECTION



BLOCK DIAGRAM



This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any responsibility for use of circuits described. No patent licences are implied.

1AC27-00-MAY94

523

4675088 0002781 T91

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
T _A	Ambient Temperature	0 to 70	°C
T _{STG}	Storage Temperature	-55 to 150	°C
V _{IN} , V _{OUT}	Voltage on Any Pin Relative to V _{SS}	-1.0 to 7.0	V
V _{CC}	Voltage on V _{CC} Relative to V _{SS}	-1.0 to 7.0	V
I _{OS}	Short Circuit Output Current	50	mA
P _D	Power Dissipation	1.0	W
T _{SOLDER}	Soldering Temperature• Time	260•10	°C•sec

NOTE : Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(T_A= 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.4	-	V _{CC} + 1.0	V
V _{IL}	Input Low Voltage	-1.0	-	0.8	V

NOTE : All voltages are referenced to V_{SS}.

DC CHARACTERISTICS

(TA= 0°C to 70°C, VCC= 5V± 10%, VSS= 0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED/ POWER	MIN.	MAX.	UNIT	NOTE
ILI	Input Leakage Current (Any Input Pins)	VSS≤ VIN≤ 6.5V, All other pins not under test= VSS		-10	10	μA	
ILO	Output Leakage Current (High Impedance State)	VSS≤ VOUT≤ 5.5V, RAS & CAS at VIH		-10	10	μA	
ICC1	VCC Supply Current, Operating	trc= trc (min.)	60 70 80	- - -	130 120 110	mA	1,2,3
ICC2	VCC Supply Current, TTL Standby	RAS & CAS at VIH, other inputs≥ VSS		-	1	mA	
ICC3	VCC Supply Current, RAS-only refresh	trc= trc (min.)	60 70 80	- - -	130 120 110	mA	1,2,3
ICC4	VCC Supply Current, Fast Page mode	tpc= tpc (min.)	60 70 80	- - -	80 70 60	mA	1,2,3
ICC5	VCC Supply Current, CMOS Standby	RAS & CAS ≥ VCC-0.2V	L-part	-	1 0.15	mA	5
ICC6	VCC Supply Current, CAS-before-RAS refresh	trc= trc (min.)	60 70 80	- - -	130 120 110	mA	1,2,3
ICC7	VCC Supply Current, Battery Back Up (L-part only)	trc= 250μs, trAS≤ 1μs CAS= CBR cycling or 0.2V OE & WB/WE= VCC-0.2V, A0-A8= VCC-0.2V or 0.2V W/DQ0-15= 0.2V, VCC-0.2V or open		-	200	μA	1,4,5
ICC8	VCC Supply Current, Self refresh (SL-part only)	RAS & CAS ≤ 0.2V other pins same as ICC7		-	200	μA	6
VOL	Output Low Voltage	IOL= 4.2mA		-	0.4	V	
VOH	Output High Voltage	IOH= -5mA		2.4	-	V	

NOTE :

1. ICC1, ICC3, ICC4, ICC6 and ICC7 depend on cycle rate.
2. ICC1, ICC3, ICC4 and ICC6 are dependent on output loading. Specified values are obtained with the output open.
3. ICC is specified as average current. ICC1, ICC3, ICC6, Address can be changed maximum two times while RAS= VIL. ICC4, Address can be changed maximum once while CAS= VIH.
4. Only trAS(max.)= 1μs is applied to refresh of battery backup but trAS(max.)= 10μs is applied to normal functional operation.
5. ICC5(max.)= 0.15mA and ICC7 are applied to L-parts (HY514460BLJC, HY514460BLTC, HY514460BLRC, HY514460BSLJC, HY514460BSLTC and HY514460BSLRC).
6. ICC8 is applied to SL-parts only (HY514460BSLJC, HY514460BSLTC and HY514460BSLRC).

AC CHARACTERISTICS

(TA= 0°C to 70°C, VCC= 5V± 10%, VSS= 0V, unless otherwise noted.) NOTE : 1, 2, 3, 13

(TA= 0°C to 70°C, VCC= 5± 10%, VSS= 0V, unless otherwise noted.) NOTE : 1, 2, 3, 15										
#	SYMBOL	PARAMETER	HY514460BJC/TC/RC/LJC/LTC/LRC/ SLJC/SLTC/SLRC						UNIT	NOTE
			-60		-70		-80			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	110	-	130	-	150	-	ns	
2	tRWC	Read-Modify-Write Cycle Time	155	-	170	-	200	-	ns	
3	tPC	Fast Page Mode Cycle Time	40	-	40	-	50	-	ns	
4	tPRWC	Fast Page Mode Read-Modify-Write Cycle Time	80	-	80	-	100	-	ns	
5	tRAC	Access Time from RAS	-	60	-	70	-	80	ns	4,9,10
6	tCAC	Access Time from CAS	-	15	-	20	-	20	ns	4,9
7	tAA	Access Time from Column Address	-	30	-	35	-	40	ns	4,10
8	tCPA	Access Time from Column Precharge	-	35	-	35	-	45	ns	4,15
9	tCLZ	CAS to Output Low Impedance	0	-	0	-	0	-	ns	4
10	tOFF	Output Buffer Turn-off Delay	0	15	0	15	0	15	ns	5
11	tT	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	3
12	tRP	RAS Precharge Time	40	-	50	-	60	-	ns	
13	tRAS	RAS Pulse Width	60	10K	70	10K	80	10K	ns	
14	tRASP	RAS Pulse Width (Fast Page Mode)	60	100K	70	100K	80	100K	ns	
15	tRSH	RAS Hold Time	15	-	20	-	20	-	ns	
16	tCSH	CAS Hold Time	60	-	70	-	80	-	ns	
17	tCAS	CAS Pulse Width	15	10K	20	10K	20	10K	ns	
18	tRCD	RAS to CAS Delay	15	45	20	50	20	60	ns	9
19	tRAD	RAS to Column Address Delay Time	15	30	15	35	15	40	ns	10
20	tCRP	CAS to RAS Precharge Time	5	-	5	-	5	-	ns	15
21	tCP	CAS Precharge Time	10	-	10	-	10	-	ns	17
22	tASR	Row Address Set-up Time	0	-	0	-	0	-	ns	
23	tRAH	Row Address Hold Time	10	-	10	-	10	-	ns	
24	tASC	Column Address Set-up Time	0	-	0	-	0	-	ns	14
25	tCAH	Column Address Hold Time	15	-	15	-	15	-	ns	14
26	tAR	Column Address Hold Time from RAS	50	-	55	-	60	-	ns	
27	tRAL	Column Address to RAS Lead Time	30	-	35	-	40	-	ns	
28	tRCS	Read Command Set-up Time	0	-	0	-	0	-	ns	14
29	tRCH	Read Command Hold Time Referenced to CAS	0	-	0	-	0	-	ns	6,14
30	tRRH	Read Command Hold Time Referenced to RAS	0	-	0	-	0	-	ns	6
31	tWCH	Write Command Hold Time	15	-	15	-	15	-	ns	14
32	tWCR	Write Command Hold Time from RAS	50	-	55	-	60	-	ns	
33	tWP	Write Command Pulse Width	10	-	10	-	10	-	ns	
34	tRWL	Write Command to RAS Lead Time	20	-	20	-	20	-	ns	
35	tCWL	Write Command to CAS Lead Time	20	-	20	-	20	-	ns	16
36	tDS	Data-In Set-up Time	0	-	0	-	0	-	ns	7
37	tDH	Data-In Hold Time	15	-	15	-	15	-	ns	7,
38	tDHR	Data-In Hold Time Referenced to RAS	50	-	55	-	60	-	ns	
39	tREF	Refresh Period (512cycles)	-	8	-	8	-	8	ms	12
		L-part	-	128	-	128	-	128		11
40	tWCS	Write Command Set-up Time	0	-	0	-	0	-	ns	8,14

AC CHARACTERISTICS

(continued)

#	SYMBOL	PARAMETER	HY514370BJC/TC/RC/LJC/LTC/LRC/ SLJC/SLTC/SLRC						UNIT	NOTE
			-60		-70		-80			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
41	tCWD	CAS to WE Delay Time	45	-	50	-	50	-	ns	8,14
42	tRWD	RAS to WE Delay Time	85	-	95	-	105	-	ns	8,14
43	tAWD	Column Address to WE Delay Time	55	-	60	-	65	-	ns	8,14
44	tCSR	CAS Set-up Time (CBR Cycle)	5	-	5	-	5	-	ns	
45	tCHR	CAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	
46	tRPC	RAS to CAS Precharge Time	5	-	5	-	5	-	ns	
47	tCPT	CAS Precharge Time (CBR Counter Test)	30	-	35	-	40	-	ns	
48	tROH	RAS Hold Time Reference to OE	0	-	0	-	0	-	ns	
49	tOEA	OE Access Time	-	15	-	20	-	20	ns	
50	tOED	OE to Data Delay	15	-	20	-	20	-	ns	
51	tOEZ	Output Buffer Turn Off Delay Time from OE	0	15	0	20	0	20	ns	5
52	tOEH	OE Command Hold Time	15	-	20	-	20	-	ns	15
53	tCPWD	WE Delay Time from CAS Precharge	55	-	65	-	75	-	ns	8
54	tRHCP	RAS Hold Time from CAS Precharge	40	-	40	-	50	-	ns	
55	tWRP	WE to RAS Precharge Time (CBR Cycle)	5	-	5	-	5	-	ns	
56	tWPH	WE to RAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	
57	tRASS	RAS Pulse Width (Self Refresh)	100	-	100	-	100	-	μs	
58	tRPS	RAS Precharge Time (Self Refresh)	110	-	130	-	150	-	ns	
59	tCHS	CAS Hold Time from RAS (Self Refresh)	-50	-	-50	-	-50	-	ns	
60	twBS	Write-Per-Bit Set-Up Time	0	-	0	-	0	-	ns	
61	twBH	Write-Per-Bit Hold Time	10	-	10	-	10	-	ns	
62	twDS	Write-Per-Bit Selection Set-Up Time	0	-	0	-	0	-	ns	
63	twDH	Write-Per-Bit Selection Hold Time	10	-	10	-	10	-	ns	

NOTE :

1. An initial pause of 200 μ s is required after power-up followed by 8 RAS cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS-only refresh cycles are required.
2. If RAS= Vss during power-up, the HY514460B could begin an active cycle. This condition results in higher current than necessary current which is demanded from the power supply during power-up. It is recommended that RAS and CAS track with Vcc during power-up or be held at a valid VIH in order to minimize the power-up current.
3. VIH(min.) and VIL(max.) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min.) and VIL(max.), and are assumed to be 5ns for all inputs.
4. Measured at VOH= 2.4V and VOL= 0.4V with a load equivalent to 2 TTL loads and 100pF.
5. toFF(max.) and toEZ define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
6. Either trCH or trRH must be satisfied for a read cycle.
7. These parameters are referenced to LCAS or UCAS leading edge in early write cycles and to WB/WE leading edge in Read-Modify-Write cycles.
8. twCS, trWD, tcWD, tAWD and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twCS $\geq$ twCS(min.), the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle. If trWD $\geq$ trWD(min.), tcWD $\geq$ tcWD(min.), tAWD $\geq$ tAWD(min.), and tCPWD $\geq$ tCPWD(min.), the cycle is a Read-Modify-Write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminated.
9. Operation within the trCD(max.) limit insures that trAC(max.) can be met. trCD(max.) is specified as a reference point only. If trCD is greater than the specified trCD(max.) limit, then access time is controlled by tCAC.
10. Operation within the trAD(max.) limit insures that trAC(max.) can be met. trAD(max.) is specified as a reference point only. If trAD is greater than the specified trAD(max.) limit, then access time is controlled by tAA.
11. tREF(max.)= 128ms is applied to L-parts (HY514460BSLJC, HY514460BSLTC, HY514460BSLRC, HY514460BLJC, HY514460BLTC and HY514460BLRC).
12. A burst of 512 CAS-before-RAS refresh cycles must be executed within 8ms (128ms for L-part) after exiting self refresh.
13. When both LCAS and UCAS go low at the same time, all 16-bits data are written into the device. LCAS and UCAS must be transited simultaneously within a same read or write cycle.
14. These parameters are determined by the earlier falling edge of LCAS or UCAS.
15. These parameters are determined by the later rising edge of LCAS or UCAS.
16. tcWL must be satisfied by both LCAS and UCAS for 16-bits access cycles.
17. tCP and tCPT are measured when both LCAS and UCAS are high state.


CAPACITANCE

(TA= 25°C, VCC= 5V $\pm$ 10%, VSS= 0V, f= 1MHz, unless otherwise noted.)


SYMBOL	PARAMETER	TYP.	MAX.	UNIT
CIN1	Input Capacitance (A0-A8)	-	5	pF
CIN2	Input Capacitance (RAS, LCAS, UCAS, WB/WE, OE)	-	7	pF
CDQ	Data Input/Output Capacitance (DQ0-DQ15)	-	7	pF

TIMING DIAGRAM


READ CYCLE




EARLY WRITE CYCLE



WRITE CYCLE (OE CONTROLLED WRITE)



READ-MODIFY-WRITE CYCLE



[illegible][illegible]

The timing diagram for the 74VHC04-100 shows the following signals and timing parameters:


- RAS:** $t_{RSP}(20)$, $t_{RCD}(18)$, $t_{CSH}(16)$, $t_{CAS}(17)$, $t_{CP}(21)$, $t_{CAS}(17)$, $t_{PRWC}(4)$, $t_{RSH}(15)$, $t_{CAS}(17)$, $t_{CRP}(20)$.
- UCAS:** $t_{AR}(26)$, $t_{RAD}(19)$, $t_{RAH}(23)$, $t_{ASC}(24)$, $t_{CAH}(25)$, $t_{CPWD}(53)$, $t_{CPWD}(53)$, $t_{RAL}(27)$, $t_{CAH}(25)$.
- AO-B:** $t_{ASR}(22)$, t_{ROW} , t_{COLUMN} , $t_{ASC}(24)$, $t_{CAH}(25)$, $t_{ASC}(24)$, $t_{CAH}(25)$.
- WB/WE:** $t_{WBS}(60)$, $t_{WBH}(61)$, $t_{RS}(28)$, $t_{RWD}(42)$, $t_{AWD}(43)$, $t_{CWL}(35)$, $t_{AWD}(43)$, $t_{CWL}(35)$, $t_{RWL}(34)$, $t_{WPD}(33)$, $t_{CWD}(41)$, $t_{WPD}(33)$, $t_{CWD}(41)$, $t_{WPD}(33)$.
- OE:** $t_{AA}(7)$, $t_{CAC}(6)$, $t_{OE}(49)$, $t_{OEZ}(51)$, $t_{OEZ}(50)$, $t_{ODS}(38)$, $t_{IDH}(37)$, $t_{CLZ}(9)$, $t_{ODS}(38)$, $t_{IDH}(37)$, $t_{CLZ}(9)$, $t_{ODS}(38)$, $t_{IDH}(37)$, $t_{CLZ}(9)$.
- Data Bus:** $t_{WDS}(62)$, $t_{WDH}(63)$, $t_{RAC}(5)$, $t_{ICLZ}(9)$, t_{OUT} , t_{IN} , $t_{CLZ}(9)$, t_{OUT} , t_{IN} , $t_{CLZ}(9)$, t_{OUT} , t_{IN} .

The diagram illustrates the timing relationships for the RAS, UCAS, LCAS, and AO-B signals. The signals are shown as digital waveforms. The RAS signal is active low, while UCAS and LCAS are active high. The AO-B signal is a bus signal. The timing parameters are defined as follows:

- $t_{RC}(1)$: RAS to CAS delay.
- $t_{RAS}(13)$: RAS pulse width.
- $t_{RP}(12)$: RAS precharge time.
- $t_{CRP}(20)$: RAS to CAS precharge delay.
- $t_{RPC}(46)$: RAS to CAS precharge delay.
- $t_{ASR}(22)$: RAS to CAS setup time.
- $t_{RAH}(23)$: RAS to CAS hold time.


NOTE : OE and WB/WE = "H" or "L"

CAS-BEFORE-RAS REFRESH CYCLE




NOTE : A0-B and OE = "H" or "L"


HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)




CAS-BEFORE-RAS SELF REFRESH CYCLE



NOTE : A0-8, WB/WE and OE = "H" or "L"

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




WRITE-PER-BIT FUNCTION

The Write-Per-Bit function selectively controls the internal write enable circuit of the HY514460B. When WB/WE is held "Low" at the falling edge of RAS during a random access operation, the write mask is enabled. At the same time, the mask data on the W/DQ pins is located onto the write mask register (WMR). When a "0" is sensed on any of the W/DQ pins, their corresponding write circuits are disabled and new data will not be written. When "1" is sensed on any of the W/DQ pins, their corresponding write circuit will remain enabled so that new data is written. The truth table of the Write-Per-Bit function and an example of the Write-Per-Bit function illustrating its application to displays are shown below.


TRUTH TABLE FOR WRITE-PER-BIT FUNCTION

at the falling edge of RAS			Function
CAS	WB/WE	W/DQ0-15	
H	H	Don't Care	Write Enable
H	L	1	Write Enable
		0	Write Mask

WRITE-PER-BIT TIMING DIAGRAM




CORRESPONDING BIT MAP




PACKAGE INFORMATION

400 mil 40 pin Small Outline J-form Package (JC)



400 mil 40/44 pin Thin Small Outline Package (TC) (RC)



ORDERING INFORMATION

PART NUMBER	SPEED	POWER	PACKAGE
HY514460BJC	60/70/80		SOJ
HY514460BLJC	60/70/80	L-part	SOJ
HY514460BSLJC	60/70/80	SL-part	SOJ
HY514460BTC	60/70/80		TSOP-II
HY514460BLTC	60/70/80	L-part	TSOP-II
HY514460BSLTC	60/70/80	SL-part	TSOP-II
HY514460BRC	60/70/80		TSOP-II(R)
HY514460BLRC	60/70/80	L-part	TSOP-II(R)
HY514460BSLRC	60/70/80	SL-part	TSOP-II(R)