SMHS166C -- AUGUST 1992 -- REVISED JUNE 1995

DOE DACKAGE

This data sheet is applicable to all TMS44165/Ps symbolized with Revision "D" and subsequent revisions as described on page 4-92.

- Organization . . . 262 144 × 16
- 5-V Supply (±10% Tolerance)
- Performance Ranges:

	ACCESS TIME ^t RAC MAX	ACCESS TIME CAC MAX	ACCESS TIME [†] AA MAX	READ OR WRITE CYCLE MIN
'44165/P-60	60 ns	15 ns	30 ns	110 ns
'44165/P-70	70 ns	20 ns	35 ns	130 ns
'44165/P-80	80 ns	20 ns	40 ns	150 ns

- Enhanced-Page-Mode Operation With CAS-Before-RAS (CBR) Refresh
- Long Refresh Period 1024-Cycle Refresh in 16 ms (Max) 128 ms Max for Low-Power With Self-Refresh Version (TMS44165P)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC™ CMOS Process
- All inputs, Outputs, and Clocks Are TTL Compatible
- High-Reliability, 40-Lead, 400-Mil-Wide Plastic Surface-Mount (SOJ) Package and 40/44-Lead Thin Small-Outline Package (TSOP)
- Operating Free-Air Temperature Range 0°C to 70°C
- Low-Power With Self-Refresh Version
- Upper and Lower Byte Control During Write Operations

DZ PACKAGE DC			GE PACK	AGE	
	(TOP VIE	:W)		(TOP VIE	:W)
	(,		•	
V _{CC}	1	401V _{SS}	Vccd	1	44 1 V _{SS}
DQOd	2	39 DQ15	DQ01	2	43 DQ15
DQ1	3	381DQ14	DQ1 (3	42) DQ14
DQ2		37DQ13	DQ2 (4	41 DQ13
DO3		36 DQ12	DQ3 t	5	40 DQ12
Vcc	6	35 1 V _{SS}	Vcc	6	39 V _{SS}
DQ4 d	7	34) DQ11	DQ4 t	7	38 DQ11
DQ5	8	33DQ10	DQ5 (8	37 DQ10
DQ6	9	32) DQ9	DQ6 t	9	36 DQ9
DQ7	10	31 DQ8	DQ7	10	35 DQ8
NC d	11	30 NC			l l
쨊	12	29 NC			
Ũ₩d	13	28) CAS	NC t		32 LNC
RAS	14	27 OE	<u>LW</u> d		31 DNC
A9 t	15	26 A8	<u>UW</u> (30] <u>CAS</u>
A0 t	16	25) A7	RAS		29 DE
A1 (17	24 A6	A9 (28 j A8
A2 (18	23 A5	A0 [27 D A 7
A3 (19	22 A4	A1 [26 A6
Vcct	20	21 VSS	A2 [25] A5
30	L		A3 [24 DA4
			VCC	22	23] V _{SS}

PIN NOMENCLATURE						
A0-A9 DQ0-DQ15 CAS LW NC OE RAS UW VCC	Address Inputs Data In/Data Out Column-Address Strobe Lower Write Enable No Internal Connection Output Enable Row-Address Strobe Upper Write Enable 5-V Supply					
	• •					

description

The TMS44165 series are high-speed, 4194304-bit dynamic random-access memories organized as 262144 words of 16 bits each. The TMS44165P series are high-speed, low-power, self-refresh 4194304-bit dynamic random-access memories organized as 262144 words of 16 bits each. They employ state-of-the-art EPIC[™] (Enhanced Performance Implanted CMOS) technology for high performance, reliability, and low power.

These devices feature maximum RAS access times of 60 ns, 70 ns, and 80 ns. Maximum power dissipation is as low as 580 mW operating and 11 mW standby on 80-ns devices. All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS44165 and TMS44165P are each offered in a 40-lead plastic surface-mount SOJ package (DZ suffix) and a 40/44-lead plastic surface-mount TSOP package (DGE suffix). These packages are characterized for operation from 0°C to 70°C.

EPIC is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include teating of all pregnature.



POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443

Copyright © 1995, Texas Instruments Incorporated

4-73

8961725 0084943 021

SMHS166C - AUGUST 1992 - REVISED JUNE 1995

operation

enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum \overline{RAS} low time and the \overline{CAS} page-mode cycle time used. With minimum \overline{CAS} page cycle time, all 256 columns specified by column addresses A0–A7 can be accessed without intervening \overline{RAS} cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of \overline{RAS} . The buffers act as transparent or flow-through latches while \overline{CAS} is high. The first falling edge of \overline{CAS} latches the column addresses. This feature allows the devices to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as column address is valid rather than when \overline{CAS} transitions low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after t_{RAH} (row-address hold time) has been satisfied, usually well in advance of the falling edge of \overline{CAS} . In this case, data is obtained after t_{CAC} max (access time from \overline{CAS} low) if t_{AA} max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time \overline{CAS} goes high, minimum access time for the next cycle is determined by t_{CPA} (access time from rising edge of the last \overline{CAS}).

address (A0-A9)

Eighteen address bits are required to decode 1 of 262144 storage cell locations. Ten row-address bits are set up on A0-A9 and latched onto the chip by $\overline{\text{RAS}}$. Then, eight column-address bits are set up on A0 through A7 and latched onto the chip by $\overline{\text{CAS}}$. All addresses must be stable on or before the falling edge of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. Fas is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the output buffers and latching the address bits into the column-address buffers.

write enable (UW, LW)

The read or write mode is selected through the upper or lower write-enable $(\overline{UW}, \overline{LW})$ input. \overline{LW} controls DQ0-DQ7, and \overline{UW} controls DQ8-DQ15. A logic high on the \overline{UW} and \overline{LW} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from the standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When \overline{UW} or \overline{LW} goes low prior to \overline{CAS} (early write), data out remains in the high-impedance state for the entire cycle permitting a write operation with \overline{OE} grounded.

Either \overline{UW} or \overline{LW} can be brought low, and the user can write into eight DQ locations; \overline{UW} and \overline{LW} can be brought low at the same time and all 16 DQ are written into.

data in (DQ0-DQ15)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of \overline{CAS} , \overline{UW} , or \overline{LW} strobes data into the on-chip data latch. In an early-write cycle, \overline{UW} or \overline{LW} is brought low prior to \overline{CAS} , and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, \overline{CAS} is already low, and data is strobed in by \overline{UW} or \overline{LW} with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, \overline{OE} must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines. The \overline{LW} terminal controls DQ0-DQ7. The \overline{UW} pin controls DQ8-DQ15.

data out (DQ0-DQ15)

The 3-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ are brought low. In a read cycle, the output becomes valid after the access time interval t_{CAC} (which begins with the negative transition of $\overline{\text{CAS}}$) as long as t_{RAC} and t_{AA} are satisfied.



4-74

POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443

8961725 0084944 T68

output enable (OE)

OE controls the impedance of the output buffers. When \overline{OE} is high, the buffers remain in the high-impedance state. Bringing \overline{OE} low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both \overline{RAS} and \overline{CAS} to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they remain in the low-impedance state until either \overline{OE} or \overline{CAS} is brought high.

RAS-only refresh

A refresh operation must be performed at least once every 16 ms (128 ms for TMS44165P) to retain data. This can be achieved by strobing each of the 1024 rows (A0–A9). A normal read or write cycle refreshes all bits in each row that is selected. A RAS-only operation can be used by holding CAS at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh.

hidden refresh

Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding $\overline{\text{CAS}}$ at V_{IL} after a read operation and cycling $\overline{\text{RAS}}$ after a specified precharge period, similar to a $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored, and the refresh address is generated internally.

CAS-before-RAS (CBR) refresh

CBR refresh is utilized by bringing $\overline{\text{CAS}}$ low earlier than $\overline{\text{RAS}}$ (see parameter t_{CSR}) and holding it low after $\overline{\text{RAS}}$ falls (see parameter t_{CHR}). For successive CBR refresh cycles, $\overline{\text{CAS}}$ remains low while cycling $\overline{\text{RAS}}$. The external address is ignored and the refresh address is generated internally.

A low-power battery-backup refresh mode that requires less than 500 μ A refresh current is available on the TMS44165P. Data integrity is maintained using CBR refresh with a period of 125 μ s while holding RAS low for less than 1 μ s. To minimize current consumption, all input levels must be at CMOS levels ($V_{IL} \le 0.2 \text{ V}$, $V_{IH} \ge V_{CC} - 0.2 \text{ V}$).

self refresh (TMS44165P)


The self-refresh mode is entered by dropping $\overline{\text{CAS}}$ low prior to $\overline{\text{RAS}}$ going low. Then $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ are both held low for a minimum of 100 μs . The chip is then refreshed internally by an on-board oscillator. No external address is required because the CBR counter is used to keep track of the address. To exit the self-refresh mode, both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are brought high to satisfy t_{CHS}. Upon exiting the self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. This ensures the DRAM is fully refreshed.

power up

To achieve proper device operation, an initial pause of 200 µs followed by a minimum of eight RAS cycles is required after power up to the full V_{CC} level. These eight initialization cycles must include at least one refresh (RAS-only or CBR) cycle.



logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 817-12. The pin numbers shown correspond to the DZ package.



4-76

POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	1 V to 7 V
Input voltage range (see Note 1)	1 V to 7 V
Short-circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range, Ta	0°C to 70°C
Storage temperature range. Teta	− 55°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS. recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
Vss	Supply voltage		0		٧
ViH	High-level input voltage	2.4		6.5	
VIL	Low-level input voltage (see Note 2)	1_	-	8.0	
ΤΛ	Operating free-air temperature	0		70	,•c

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.



SMHS186C - AUGUST 1992 - REVISED JUNE 1995

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		'44165-60 '44165P-60		'44165-70 '44165P-70		'44165-80 '44165P-80		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX]	
Vон	High-level output voltage	IOH = -5 mA		2.4		2.4		2.4		V	
VOL	Low-level output voltage	IOL = 4.2 mA			0.4		0.4		0.4	V	
l _l	Input current (leakage)	V _{CC} = 5.5 V, V _I = 0 V to 0 All others = 0 V to V _{CC}	6.5 V,		± 10		± 10	·-a	± 10	μА	
lo	Output current (leakage)	V _{CC} = 5.5 V, V _O = 0 V to V _{CC} , CAS high			± 10		± 10		± 10	μА	
ICC1 ^{†§}	Read- or write-cycle current	V _{CC} = 5.5 V, Minimum cy	rcle		140	-	120		105	mA	
	Standby current	V _{IH} = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high			2		2		2	mA	
1002	Standby current	V _{IH} = V _{CC} - 0.2 V (CMOS), After 1 memory cycle,	'44165		1		1	-	1	mA	
CC2		RAS and CAS high '44165P		350		350		350	μА		
lcc3 [‡]	Average refresh current (RAS-only refresh or CBR)	V _{CC} = 5.5 V, Minimum cy (RAS only), RAS cycling CAS high (CBR only), RAS low after CAS low			140		120		105	mA	
ICC4 ^{†§}	Average page current	V _{CC} = 5.5 V, t _{PC} = MIN, RAS low, CAS cycling			120		100		85	mA	
CC5 [¶]	Battery back-up operating current (equivalent refresh time is 64 ms); CBR only	t_{RC} = 125 μ s, $t_{RAS} \le 1$ μ s, V_{CC} – 0.2 $V \le V_{IH} \le 6.5$ V , 0 $V \le V_{IL} \le 0.2$ V , \overline{UW} , \overline{LW} and $\overline{OE} = V_{IH}$, Address and data stable			500		500	. •	500	μА	
CC6 ^{†¶}	Self-refresh current	CAS < 0.2 V, RAS < 0.2 V, tras and tras > 1 s			400		400		400	μА	

[†] Measured with outputs open

capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^{\#}$ (see Note 3)

	PARAMETER	MIN MAX	UNIT
C _{i(A)}	Input capacitance, A0-A8	5	ρF
C _{i(OE)}	Input capacitance, OE	7	ρF
Ci(RC)	Input capacitance, CAS and RAS	7	pF
C _{i(W)}	Input capacitance, xW	7	DF
C _o	Output capacitance		pF

#Capacitance measurements are made on a sample basis only.

NOTE 3: $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$, and the bias on pins under test is 0 V.



4-78

POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443

8961725 0084948 603 📟

[‡] Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$

Measured with a maximum of one address change while CAS = VIH

For TMS44165P only

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		'44165-60 '44165P-60		'44165-70 '44165P-70		'44165-80 '44165P-80	
	, A. W	MIN	MAX	MIN	MAX	MIN	MAX	
^t CAC	Access time from CAS low		15		- 20		20	ns
taa	Access time from column address		30		35		40	ns
tRAC	Access time from RAS low		60		70		80	ns
tOEA	Access time from OE low		15		20		20	ns
^t CPA	Access time from column precharge		35		40		45	ns
tCLZ	Delay time, CAS low to output in the low-impedance state	0		0		0		ns
tOFF	Output disable time after CAS high (see Note 4)	0	15	0	20	0	20	ns
toez	Output disable time after OE high (see Note 4)	0	15	0	20	0	20	ns

NOTE 4: tOFF and tOEZ are specified when the output is no longer driven.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 5)

		'44165-60 '44165P-60		'44165-70 '44165P-70				UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tRC	Cycle time, read (see Note 6)	110		130		150		ns
twc	Cycle time, write	110		130		150		ns
†RWC	Cycle time, read-write/read-modify-write	155		185		205		ns
t _P C	Cycle time, page-mode read or write (see Note 7)	40		45		50		ns
tPRWC	Cycle time, page-mode read-modify-write	85		90		105		ns
tRASP	Pulse duration, RAS low, page mode (see Note 8)	60	100 000	70	100 000	80	100 000	ns
tRAS	Pulse duration, RAS low, nonpage mode (see Note 8)	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low (see Note 9)	15	10 000	20	10 000	20	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
twp	Pulse duration, write	15		15		15		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
tasr.	Setup time, row address before RAS low	0		0		0		ns
tos	Setup time, data before xW low (see Note 10)	0		0		0		ns
tRCS	Setup time, read before CAS low	0		0		0		ns
tCWL	Setup time, xW low before CAS high	15		20		20		ns
tRWL	Setup time, xW low before RAS high	15		20		20		ns
twcs	Setup time, xW low before CAS low (see Note 11)	0		0		0		ns

NOTES: 5. Timing measurements are referenced to VIL max and VIH min.

All cycle times assume t_T = 5 ns.

7. To assure tpc min, tASC should be ≥ tcp.

8. In a read-modify-write cycle, tRWD and tRWL must be observed.

9. In a read-modify-write cycle, tCWD and tCWL must be observed.

10. Referenced to the later of CAS or W in write operations

11. Early-write operation only



POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443

SMHS166C - AUGUST 1992 - REVISED JUNE 1995

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued) (see Note 5)

			'4416 '4416	5-60 5P-60	'4416 '4416	5-70 5P-70	'44165-80 '44165P-80		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
^t CAH	Hold time, column address after CAS low (see Note 10)		10		15		15		ns
^t DHR	Hold time, data after RAS low (see Note 13)		30		35		35		ns
^t DH	Hold time, data after CAS low (see Note 10)		10		15		15		ns
tAR.	Hold time, column address after RAS low (see Note 13)	-	30		35		35	**	ns
^t RAH	Hold time, row address after RAS low		10	-	10		10		ns
^t RCH	Hold time, read after CAS high (see Note 14)		0		0		0		ns
^t RRH	Hold time, read after RAS high (see Note 14)		0		0		0		ns
₹WCH	Hold time, write after CAS low (see Note 14)		10		15		15		ns
tWCR	Hold time, write after RAS low (see Note 12)		30		35		35		ns
tCLCH	Hold time, CAS low to CAS high		5		5		5		กร
^t AWD	Delay time, column address to xW low (see Note 15)		55		65		70	-	ns
tCHR	Delay time, RAS low to CAS high (see Note 11)	-	15		15		20		ns
tCRP	Delay time, CAS high to RAS low	-	0		0		0		ns
tcsH	Delay time, RAS low to CAS high		60		70		80		ns
tcsr	Delay time, CAS low to RAS low (see Note 11)		10		10		10		ns
tcwp	Delay time, CAS low to xW low (see Note 15)		40		50		50		ns
^t OEH	Hold time, OE command		15		20		20		ns
^t OED	Delay time, OE high before data at DQ		15		20		20		ns
^t ROH	Delay time, OE low to RAS high		10		10		10		ns
†RAD	Delay time, RAS low to column address (see Note 16)		15	30	15	35	15	40	ns
[‡] RAL	Delay time, column address to RAS high		30	$\neg \neg$	35		40		ns
^t CAL	Delay time, column address to CAS high		30		35		40		ns
^t RCD	Delay time, RAS low to CAS low (see Note 16)		20	45	20	50	20	60	ns
^t RPC	Delay time, RAS high to CAS low (see Note 11)		0		0		0		ns
t _{RSH}	Delay time, CAS low to RAS high		15		20		20		ns
t _{RWD}	Delay time, RAS low to xW low (see Note 15)		85		100		110		ns
^t CPR	Pulse duration, CAS precharge before self refresh		0		0		0		ns
tRPS	Pulse duration, RAS precharge after self refresh		110		130	 +	150		ns
RASS	Pulse duration, self refresh entry from RAS low		100		100		100		μS
CHS	Hold time, CAS low after RAS high (for self refresh)		- 50		- 50		-50		ns
		'44165		16		16		16	110
REF	Refresh time interval	'44165P		128	-	128		128	ms
T	Transition time		2	50	2	50	2	50	ns

NOTES: 5. Timing measurements are referenced to V_{IL} max and V_{IH} min.

10. Referenced in the later of CAS or xW in write operations

11. Early-write operation only

12. CBR refresh only

13. The minimum value is measured when $t_{\mbox{RCD}}$ is set to $t_{\mbox{RCD}}$ min as a reference.

14. Either tRRH or tRCH must be satisfied for a read cycle.

15. Read-modify-write operation only


16. Maximum value specified only to assure access time



4-80


POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443

8961725 0084950 261 🖿



NOTE A: CL includes probe and fixture capacitance.

Figure 1. Load Circuits for Timing Parameters



NOTE B: Output can go from the high-impedance state to an invalid data state prior to the specified access time.


Figure 2. Read-Cycle Timing



4-82

POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443

8961725 0084952 034 🖿




[†] Either UW or LW can be brought low, and the user can write into eight DQ locations; UW and LW can be brought low at the same time and all 16 DQ locations are written into.

Figure 3. Early-Write-Cycle Timing



[‡] All DQ pins remain in the high-impedance state for an early write cycle.



[†] Either UW or LW can be brought low, and the user can write into eight DQ locations; UW and LW can be brought low at the same time and all 16 DQ locations are written into.

Figure 4. Write-Cycle Timing




POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443

4-84

8961725 0084954 907

[‡]All DQ pins remain in the high-impedance state for an early write cycle.

NOTE A: Later of CAS or xW in write operations.




[†] Either \overline{UW} or \overline{LW} can be brought low, and the user can write into eight DQ locations; \overline{UW} and \overline{LW} can be brought low at the same time and all 16 DQ locations are written into.

Figure 5. Read-Modify-Write-Cycle Timing

[‡] All DQ pins remain in the high-impedance state for an early write cycle.

PARAMETER MEASUREMENT INFORMATION




NOTES: A. Output can go from the high-impedance state to an invalid data state prior to the specified access time.

- B. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.
- C. Access time is tCPA or tAA dependent.

Figure 6. Enhanced-Page-Mode Read-Cycle Timing






NOTES: A. Later of CAS or xW in write operations.

B. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read and read-modify-write timing specifications are not violated.

Figure 7. Enhanced-Page-Mode Write-Cycle Timing





NOTES: A. Output can go from the high-impedance state to an invalid data state prior to the specified access time.

B. Access time is topa or tax dependent.

C. A read or write cycle can be intermixed with read-modify-write cycles as long as the read and write cycle timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing



4-88

POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443




Figure 9. RAS-Only Refresh Timing






Figure 10. Hidden-Refresh-Cycle Timing



4-90

8961725 0084960 100




Figure 11. Automatic CBR-Refresh-Cycle Timing







Figure 12. Self-Refresh-Cycle Timing

device symbolization (TMS44165 illustrated)





4-92

- -