élantec

Features

- Voltage noise of only 0.83nV/√Hz
- Current noise of only $2.4 \text{pA}/\sqrt{\text{Hz}}$
- 200µV offset voltage
- 175MHz -3dB BW for $A_V=10$
- Low supply current 10mA
- SOT-23 package available
- ± 2.5 V to ± 15 V operation

Applications

- Ultrasound input amplifiers
- · Wideband instrumentation
- Communication equipment
- · AGC & PLL active filters
- · Wideband sensors

Ordering Information

Part No	Tape & Reel		Outline #	
EL2125CW-T7	5-Pin SOT-23*	7"	MDP0038	
EL2125CW-T13	5-Pin SOT-23*	13"	MDP0038	
EL2125CS	8-Pin SO	-	MDP0027	
EL2125CS-T7	8-Pin SO	7"	MDP0027	
EL2125CS-T13	8-Pin SO	13"	MDP0027	

^{*}EL2125CW symbol is .Fxxx where xxx represents date code


General Description


The EL2125C is an ultra-low noise, wideband amplifier that runs on half the supply current of competitive parts. It is intended for use in systems such as ultrasound imaging where a very small signal needs to be amplified by a large amount without adding significant noise. Its low power dissipation enables it to be packaged in the tiny SOT-23 package, which further helps systems where many input channels create both space and power dissipation problems.

The EL2125C is stable for gains of 10 and greater and uses traditional voltage feedback. This allows the use of reactive elements in the feedback loop, a common requirement for many filter topologies. It operates from $\pm 2.5 \text{V}$ to $\pm 15 \text{V}$ supplies and is available in the 5-pin SOT-23 and 8-pin SO packages.

The EL2125C is fabricated in Elantec's proprietary complementary bipolar process, and is specified for operation from -45°C to +85°C.

Connection Diagrams





EL2125C

Ultra-Low Noise, Low Power, Wideband Amplifier

Absolute Maximum Ratings (T_A = 25°C)

 V_S + to V_S Continuous Output Current

40mA

Any Input V_S -- 0.3V to V_S ++ 0.3V

Operating Temperature

-45°C to +85°C

Storage Temperature

-60°C to +150°C

Maximum Die Junction Temperature

+150°C

Power Dissipation See Curves

Important Note:

All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Electrical Characteristics

 V_S = ±5V, T_A = 25°C, R_F = 180 Ω , R_G = 20 Ω , R_L = 500 Ω unless otherwise specified.

Parameter	Description	Conditions	Min	Тур	Max	Unit
DC Performa	ance					•
Vos	Input Offset Voltage (SO8)			0.2	2	mV
	Input Offset Voltage (SOT23-5)				3	mV
T _C VOS	Offset Voltage Temperature Coefficient			1.8		μV/°C
I _B	Input Bias Current		-30	-22		μA
Ios	Input Bias Current Offset			0.4	2	μA
T_{CIB}	Input Bias Current Temperature Coefficient			0.09		μA/°C
C _{IN}	Input Capacitance			2.2		pF
Avol	Open Loop Gain		80	87		dB
PSRR	Power Supply Rejection Ratio [1]		80	97		dB
CMRR	Common Mode Rejection Ratio	at CMIR	80	106		dB
CMIR	Common Mode Input Range		-4.6		3.8	V
V _{OUTH}	Output Voltage Swing High	No load, $R_F = 1k\Omega$	3.5	3.65		V
V _{OUTL}	Output Voltage Swing Low	No load, $R_F = 1k\Omega$		-3.87	-3.7	V
V _{OUTH2}	Output Voltage Swing High	$R_L = 100\Omega$	3	3.3		V
V _{OUTL2}	Output Voltage Swing Low	$R_L = 100\Omega$		-3.5	-3	V
I _{OUT}	Output Short Circuit Current [2]		80	100		mA
Is	Supply Current			10.1	11	mA
AC Performa	ance - $R_G = 20\Omega$, $C_L = 5pF$					
BW	-3dB Bandwidth			175		MHz
BW ±0.1dB	±0.1dB Bandwidth			34		MHz
BW ±1dB	±1dB Bandwidth			150		MHz
Peaking	Peaking			0.4		dB
SR	Slew Rate	V _{OUT} = 2V _{PP} , measured at 20% to 80%	150	185		V/µs
OS	Overshoot, 4Vpk-pk Output Square Wave	Positive		0.6		%
		Negative		2.7		%
ts	Settling Time to 0.1% of ±1V Pulse			42		ns
V _N	Voltage Noise Spectral Density			0.83		nV/√Hz
I _N	Current Noise Spectral Density			2.4		pA/√Hz
HD2	2nd Harmonic Distortion [3]			-74		dBc
HD3	3rd Harmonic Distortion [4]			-91		dBc


- 1. Measured by moving the supplies from $\pm 4V$ to $\pm 6V$
- 2. Pulse test only
- 3. Frequency = 1MHz, V_{OUT} = 2Vpk-pk, into 500Ω and 5pF load

Electrical Characteristics


 $V_S=\pm 15V,\, T_A=25^{\circ}C,\, R_F=180\Omega,\, R_G=20\Omega,\, R_L=500\Omega$ unless otherwise specified.


Parameter	Description	Conditions	Min	Тур	Max	Unit
DC Performa	ance					
V _{OS}	Input Offset Voltage (SO8)			0.6	3	mV
	Input Offset Voltage (SOT23-5)			3	mV	
T _{CVOS}	Offset Voltage Temperature Coefficient			4.9		μV/°C
I _B	Input Bias Current		-30	-24		μΑ
Ios	Input Bias Current Offset			0.4	2	μΑ
T _{CIB}	Input Bias Current Temperature Coefficient			0.08		μA/°C
C _{IN}	Input Capacitance			2.2		pF
A _{VOL}	Open Loop Gain		80	87		dB
PSRR	Power Supply Rejection Ratio [1]		80	97		dB
CMRR	Common Mode Rejection Ratio	at CMIR	75	105		dB
CMIR	Common Mode Input Range		-14.6		13.8	V
V _{OUTH}	Output Voltage Swing High	No load, $R_F = 1k\Omega$	13.35	13.5		V
V _{OUTL}	Output Voltage Swing Low	No load, $R_F = 1k\Omega$		-13.6	-13	V
V _{OUTH2}	Output Voltage Swing High	$R_L = 100\Omega$	11	11.6		V
V _{OUTL2}	Output Voltage Swing Low	$R_L = 100\Omega$		-10.4	-9.8	V
I _{OUT}	Output Short Circuit Current [2]		120	250		mA
I _S	Supply Current			10.8	12	mA
AC Performa	ance - $R_G = 20\Omega$, $C_L = 5pF$					
BW	-3dB Bandwidth			220		MHz
BW ±0.1dB	±0.1dB Bandwidth			23		MHz
BW ±1dB	±1dB Bandwidth			63		MHz
Peaking	Peaking			2.5		dB
SR	Slew Rate	V _{OUT} = 2V _{PP} , measured at 20% to 80%	180	225		V/µs
OS	Overshoot, 4Vpk-pk Output Square Wave			0.6		%
t _S	Settling Time to 0.1% of ±1V Pulse			38		ns
V _N	Voltage Noise Spectral Density			0.95		nV/√Hz
I _N	Current Noise Spectral Density			2.1		pA/√Hz
HD2	2nd Harmonic Distortion [3]			-73		dBc
HD3	3rd Harmonic Distortion [4]			-96		dBc


- 1. Measured by moving the supplies from $\pm 13.5 V$ to $\pm 16.5 V$
- 2. Pulse test only
- 3. Frequency = 1MHz, V_{OUT} = 2Vpk-pk, into 500 $\!\Omega$ and 5pF load





Typical Performance Curves Inverting Frequency Response vs Gain **Inverting Frequency Response vs Gain** $A_{V}=-10$ A_V=-10 Normalized Gain (dB) Normalized Gain (dB) A_V=-50 Ay=-20 $V_S=\pm 5V$ $R_L=500\Omega$ $V_S=\pm 15V$ $R_L=500\Omega$ $A_V = -20$ C_L=5pF C_L=5pF $R_G=50\Omega$ $R_G=35\Omega$ 1M 10M 100M 300M 1M 10M 100M 300M Frequency (Hz) Frequency (Hz) Non-Inverting Frequency Response for Various Output **Inverting Frequency Response for Various Output Signal** Signal Levels V_S=±5V 3mV_{PP} A_V=10 R_F=180Ω 500mV_{PP} 250mV_{PP} $R_L = 500\Omega$ $30mV_{PP}$ Normalized Gain (dB) Normalized Gain (dB) C_L=5pF 500mV_{PP} $3.3V_{PP}$ 4V_{PP} $2.5V_{PP}$ V_S=±5V $2V_{PP}$ A_V=-10 1V_{PP} $R_F=350\Omega$ 1V_{PP} $R_I = 500\Omega$ $C_L=5pF$ 1M 10M 100M 200M 1M 10M 100M 300M Frequency (Hz) Frequency (Hz) Non-Inverting Frequency Response for Various $\mathbf{C}_{\mathbf{L}}$ Non-Inverting Frequency Response for Various $\mathbf{C}_{\mathbf{L}}$ $V_S=\pm 5V$ V_S=±5V C_L=17pF A_V=10 A_V=10 C_L=28.5pF R_F=700Ω R_F=180Ω $R_L=500\Omega$ $R_1 = 500\Omega$ C_L=11pF Normalized Gain (dB) Normalized Gain (dB) C_L=16pF C_L=5pF C_L=5pF $C_L=1.2pF$ C_L=1pF -3 -5 1M 100M 200M 1M 10M 100M 200M Frequency (Hz) Frequency (Hz)












Typical Performance Curves Negative Output Swing vs Temperature Loaded Negative Output Swing vs Temperature -13.4 -3.42 -3.44 -13.5 $V_S=\pm 15V$ -3.46 Voutl (V) -3.48 -13.6 -3.5 -3.52 -50 0 50 100 150 -50 0 50 100 150 Die Temperature (°C) Die Temperature (°C) **Negative Output Swing vs Temperature Loaded Positive Output Swing vs Temperature** -9.6 3.35 -9.8 -10 $V_S=\pm 5V$ Vоитнг (V) VOUTL2 (V) V_S=±15V 3.3 -10.2 -10.4 -10.6 -10.8 -50 50 100 -50 50 100 150 Die Temperature (°C) Die Temperature (°C) **Loaded Positive Output Swing vs Temperature Package Power Dissipation vs Ambient Temperature** JEDEC JESD51-3 Low Effective Thermal Conductivity Test Board 1.2 12 11.8 $V_S=\pm 15V$ Power Dissipation (W) 781mW 0.8 11.6 V₀UTH2 (V) 0.6 488mW 11.4 0.4 11.2 0.2 11 0 -50 50 100 150 25 75 85 100 125 150 Die Temperature (°C) Ambient Temperature (°C)

EL2125C

Ultra-Low Noise, Low Power, Wideband Amplifier

Typical Performance Curves



Pin Descriptions

EL2125CW (5-Pin SOT-23)	EL2125CS (8-Pin SO)	Pin Name	Pin Function	Equivalent Circuit
1	6	VOUT	Output	V _S +
2	4	VS-	Supply	Circuit 1
3	3	VINA+	Input	V _{IN} + V _{IN} - V _S - Circuit 2
4	2	VINA-	Input	Reference Circuit 2
5	7	VS+	Supply	i

Ultra-Low Noise, Low Power, Wideband Amplifier

Applications Information

Product Description

The EL2125C is an ultra-low noise, wideband monolithic operational amplifier built on Elantec's proprietary high speed complementary bipolar process. It features 0.83nV/ $\!$ Hz input voltage noise, 200 μ V offset voltage, and 73dB THD. It is intended for use in systems such as ultrasound imaging where very small signals are needed to be amplified. The EL2125C also has excellent DC specifications: 200 μ V Vos, 22 μ A IB, 0.4 μ A Ios, and 106dB CMRR. These specifications allow the EL2125C to be used in DC-sensitive applications such as difference amplifiers.

Gain-Bandwidth Product

The EL2125C has a gain-bandwidth product of 800MHz at ±5V. For gains greater than 20, its closed-loop -3dB bandwidth is approximately equal to the gain-bandwidth product divided by the small signal gain of the circuit. For gains less than 20, higher-order poles in the amplifier's transfer function contribute to even higher closedloop bandwidths. For example, the EL2125C has a -3dB bandwidth of 175MHz at a gain of 10 and decreases to 40MHz at gain of 20. It is important to note that the extra bandwidth at lower gain does not come at the expenses of stability. Even though the EL2125C is designed for gain > 10 with external compensation, the device can also operate at lower gain settings. The RC network shown in Figure 1 reduces the feedback gain at high frequency and thus maintains the amplifier stability. R values must be less than RF divided by 9 and 1 divided by $2\pi RC$ must be less than 400MHz.




Figure 1.

Choice of Feedback Resistor, RF

The feedback resistor forms a pole with the input capacitance. As this pole becomes larger, phase margin is

reduced. This increases ringing in the time domain and peaking in the frequency domain. Therefore, RF has some maximum value which should not be exceeded for optimum performance. If a large value of RF must be used, a small capacitor in the few pF range in parallel with RF can help to reduce this ringing and peaking at the expense of reducing the bandwidth. Frequency response curves for various RF values are shown the in typical performance curves section of this data sheet.

Noise Calculations

The primary application for the EL2125C is to amplify very small signals. To maintain the proper signal-tonoise ratio, it is essential to minimize noise contribution from the amplifier. Figure 2 below shows all the noise sources for all the components around the amplifier.




Figure 2.

 V_N is the amplifier input voltage noise I_{N^+} is the amplifier positive input current noise I_{N^-} is the amplifier negative input current noise V_{RX} is the thermal noise associated with each resistor:

$$V_{RX} = \sqrt{4kTRx}$$

where:

- k is Boltzmann's constant = 1.380658×10^{-23}
- T is temperature in degrees Kelvin (273+ °C)

The total noise due to the amplifier seen at the output of the amplifier can be calculated by using the following equation:

$$V_{ON} = \sqrt{BW} \times \sqrt{\left(VN^{2} \times \left(1 + \frac{R_{1}}{R_{2}}\right)^{2} + IN^{2} \times {R_{1}}^{2} + IN^{2} \times {R_{3}}^{2} \times \left(1 + \frac{R_{1}}{R_{2}}\right)^{2} + 4 \times K \times T \times R_{1} + 4 \times K \times T \times R_{2} \times \left(\frac{R_{1}}{R_{2}}\right)^{2} + 4 \times K \times T \times R_{3} \times \left(1 + \frac{R_{1}}{R_{2}}\right)^{2}\right)} + 4 \times K \times T \times R_{1} \times \left(1 + \frac{R_{1}}{R_{2}}\right)^{2} + 4 \times K \times T \times R_{3} \times \left(1 + \frac{R_{1}}{R_{2}}\right)^{2}\right)}$$

As the above equation shows, to keep noise at a minimum, small resistor values should be used. At higher amplifier gain configuration where R_2 is reduced, the noise due to IN-, R_2 , and R_1 decreases and the noise caused by IN+, VN, and R_3 starts to dominate. Because noise is summed in a root-mean-squares method, noise sources smaller than 25% of the largest noise source can be ignored. This can greatly simplify the formula and make noise calculation much easier to calculate.

Output Drive Capability

The EL2125C is designed to drive low impedance load. It can easily drive $6V_{P\text{-}P}$ signal into a 100Ω load. This high output drive capability makes the EL2125C an ideal choice for RF, IF, and video applications. Furthermore, the EL2125C is current-limited at the output, allowing it to withstand momentary short to ground. However, the power dissipation with output-shorted cannot exceed the power dissipation capability of the package.

Driving Cables and Capacitive Loads

Although the EL2125C is designed to drive low impedance load, capacitive loads will decreases the amplifier's phase margin. As shown the in the performance curves, capacitive load can result in peaking, overshoot and possible oscillation. For optimum AC performance, capacitive loads should be reduced as much as possible or isolated with a series resistor between 5Ω to 20Ω . When driving coaxial cables, double termination is always recommended for reflection-free performance. When properly terminated, the capacitance of the coaxial cable will not add to the capacitive load seen by the amplifier.

Power Supply Bypassing And Printed Circuit Board Layout

As with any high frequency devices, good printed circuit board layout is essential for optimum performance. Ground plane construction is highly recommended. Lead lengths should be kept as short as possible. The power supply pins must be closely bypassed to reduce the risk of oscillation. The combination of a 4.7 μ F tantalum capacitor in parallel with 0.1 μ F ceramic capacitor has been proven to work well when placed at each supply pin. For single supply operation, where pin 4 (V_S-) is connected to the ground plane, a single 4.7 μ F tantalum capacitor in parallel with a 0.1 μ F ceramic capacitor across pins 7 (V_S+) and pin 4 (V_S-) will suffice.

For good AC performance, parasitic capacitance should be kept to a minimum. Ground plane construction again should be used. Small chip resistors are recommended to minimize series inductance. Use of sockets should be avoided since they add parasitic inductance and capacitance which will result in additional peaking and overshoot.

Supply Voltage Range and Single Supply Operation

The EL2125C has been designed to operate with supply voltage range of ± 2.5 V to ± 15 V. With a single supply, the EL2125C will operate from +5V to +30V. Pins 4 and 7 are the power supply pins. The positive power supply is connected to pin 7. When used in single supply mode, pin 4 is connected to ground. When used in dual supply mode, the negative power supply is connected to pin 4.

As the power supply voltage decreases from +30V to +5V, it becomes necessary to pay special attention to the input voltage range. The EL2125C has an input voltage range of 0.4V from the negative supply to 1.2V from the positive supply. So, for example, on a single +5V supply, the EL2125C has an input voltage range which spans from 0.4V to 3.8V. The output range of the EL2125C is also quite large, on a +5V supply, it swings from 0.4V to 3.6V.

Effective May 15, 2002, Elantec, a leader in high performance analog products, is now a part of Intersil Corporation.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com



Sales Office Headquarters

NORTH AMERICA

Intersil Corporation 7585 Irvine Center Drive Suite 100 Irvine, CA 92618 TEL: 949-341-7000

FAX: 949-341-7123

Elantec 675 Trade Zone Blvd. Milpitas, CA 95035 TEL: 408-945-1323 800: 888-ELANTEC FAX: 408-945-9305

EUROPE

Intersil Europe Sarl Avenue William Fraisse 3 1006 Lausanne Switzerland TEL: +41-21-6140560 FAX: +41-21-6140579

ASIA Intersil Corporation Unit 1804 18/F Guangdong Water Bldg. 83 Austin Road TST, Kowloon Hong Kong TEL: +852-2723-6339 FAX: +852-2730-1433