

# 4-Mbit (256K x 16) Static RAM

#### **Features**

Very high speed: 45 nsTemperature ranges

— Industrial: –40°C to +85°C

— Automotive-A:  $-40^{\circ}$ C to  $+85^{\circ}$ C

— Automotive-E: -40°C to +125°C

• Wide voltage range: 2.20V–3.60V

Pin compatible with CY62147DV30

· Ultra low standby power

Typical standby current: 1 μA

— Maximum standby current: 7 μA (Industrial)

· Ultra low active power

— Typical active current: 2 mA @ f = 1 MHz

• Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features

· Automatic power down when deselected

· CMOS for optimum speed and power

Offered in Pb-free 48-ball VFBGA and 44-pin TSOPII packages

· Byte power down feature

#### Functional Description [1]

The CY62147EV30 is a high performance CMOS static RAM organized as 256K words by 16 bits. This device features


advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life  $^{\text{TM}}$  (MoBL $^{\text{S}}$ ) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected (CE HIGH or both BLE and BHE are HIGH). The input and output pins (IO0 through IO15) are placed in a high impedance state when:

- Deselected (CE HIGH)
- Outputs are disabled (OE HIGH)
- <u>Both Byte High Enable and Byte Low Enable are disabled</u> (BHE, BLE HIGH)
- Write operation is active (CE LOW and WE LOW)

 $\overline{\text{To}}$  write to the device, take Chip Enable  $\overline{(CE)}$  and Write Enable  $\overline{(WE)}$  inputs LOW. If Byte Low Enable  $\overline{(BLE)}$  is LOW, then data from IO pins  $\overline{(IO_0)}$  through  $\overline{IO_7}$  is written into the location specified on the address pins  $\overline{(A_0)}$  through  $\overline{A_{17}}$ . If Byte High Enable  $\overline{(BHE)}$  is LOW, then data from IO pins  $\overline{(IO_8)}$  through  $\overline{IO_{15}}$  is written into the location specified on the address pins  $\overline{(A_0)}$  through  $\overline{A_{17}}$ .

To read from the device, take Chip Enable  $(\overline{CE})$  and Output Enable  $(\overline{OE})$  LOW while forcing the Write Enable  $(\overline{WE})$  HIGH. If Byte Low Enable  $(\overline{BLE})$  is LOW, then data from the memory location specified by the address pins appear on IO $_0$  to IO $_7$ . If Byte High Enable  $(\overline{BHE})$  is LOW, then data from memory appears on IO $_8$  to IO $_{15}$ . See the "Truth Table" on page 9 for a complete description of read and write modes.

#### Logic Block Diagram



Note

1. For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.

[+] Feedl




#### **Product Portfolio**


								Power D	issipatio	on	
Product Range		V <sub>CC</sub> Range (V)			Speed (ns)	Operating I <sub>CC</sub> (mA)			١)	Standby L. (A)	
						f = 1MHz		MHz f = f <sub>max</sub>		—Standby I <sub>SB2</sub> (μ <b>A</b> )	
		Min	<b>Typ</b> <sup>[2]</sup>	Max		<b>Typ</b> <sup>[2]</sup>	Max	<b>Typ</b> <sup>[2]</sup>	Max	<b>Typ</b> <sup>[2]</sup>	Max
CY62147EV30LL	Ind'I/Auto-A	2.2	3.0	3.6	45 ns	2	2.5	15	20	1	7
CY62147EV30LL	Auto-E	2.2	3.0	3.6	55 ns	2 3		15	25	1	20

#### **Pin Configurations**

The figure that follows show the 48-ball VFBGA and 44-pin TSOP II pinouts. [3, 4]



### 44-Pin TSOP II **Top View**



#### Notes

- Typical values are included for referent
   NC pins are not connected on the die. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25°.
- 4. Pins H1, G2, and H6 in the BGA package are address expansion pins for 8 Mb, 16 Mb, and 32 Mb, respectively.



#### **Maximum Ratings**

Exceeding the maximum ratings may shorten the battery life of the device. User guidelines are not tested. Storage Temperature ......–65°C to + 150°C Ambient Temperature with Power Applied ......–55°C to + 125°C Supply Voltage to Ground DC Voltage Applied to Outputs in High-Z State  $^{[5, 6]}$ ......-0.3V to 3.9V ( $V_{CCmax}$  + 0.3V) DC Input Voltage  $^{[5, 6]}$ .....-0.3V to 3.9V ( $V_{CCmax}$  + 0.3V)

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(MIL-STD-883, Method 3015)	>2001V
Latch up Current	>200 mA

#### **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> [7]
CY62147EV30LL	Ind'l/Auto-A	–40°C to +85°C	2.2V to
	Auto-E	–40°C to +125°C	3.6V

#### **Electrical Characteristics**

Over the Operating Range

D	December	T4 O	45 n	45 ns (Ind'I/Auto-A)			55 ns (Auto-E)		
Parameter	Description	Test Conditions	Min	Typ <sup>[2]</sup>	Max	Min	<b>Typ</b> [2]	Max	Unit
V <sub>OH</sub>	Output HIGH	I <sub>OH</sub> = -0.1 mA	2.0			2.0			V
	Voltage	I <sub>OH</sub> = -1.0 mA, V <sub>CC</sub> ≥ 2.70V	2.4			2.4			V
$V_{OL}$	Output LOW	I <sub>OL</sub> = 0.1 mA			0.4			0.4	V
	Voltage	I <sub>OL</sub> = 2.1 mA, V <sub>CC</sub> = 2.70V			0.4			0.4	V
V <sub>IH</sub>	Input HIGH	V <sub>CC</sub> = 2.2V to 2.7V	1.8		V <sub>CC</sub> + 0.3	1.8		$V_{CC} + 0.3$	V
	Voltage	V <sub>CC</sub> = 2.7V to 3.6V	2.2		V <sub>CC</sub> + 0.3	2.2		$V_{CC} + 0.3$	V
V <sub>IL</sub>	Input LOW	V <sub>CC</sub> = 2.2V to 2.7V	-0.3		0.6	-0.3		0.6	V
	Voltage	V <sub>CC</sub> = 2.7V to 3.6V	-0.3		0.8	-0.3		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$	<b>–</b> 1		+1	-4		+4	μΑ
I <sub>OZ</sub>	Output Leakage Current	GND $\leq$ V <sub>O</sub> $\leq$ V <sub>CC</sub> , Output Disabled	<b>–1</b>		+1	-4		+4	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating	$f = f_{max} = 1/t_{RC} V_{CC} = V_{CC(max)}$		15	20		15	25	mA
	Supply Current	f = 1 MHz   I <sub>OUT</sub> = 0 mA CMOS levels		2	2.5		2	3	
I <sub>SB1</sub>	Automatic CE Power Down Current — CMOS Inputs	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		1	7		1	20	μА
I <sub>SB2</sub> <sup>[8]</sup>	Automatic CE Power Down Current — CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ , $f = 0, V_{CC} = 3.60V$		1	7		1	20	μА

#### Capacitance

For all packages.<sup>[9]</sup>

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ)}$	10	pF

#### Notes

- V<sub>IL(min)</sub> = -2.0V for pulse durations less than 20 ns.
   V<sub>IL(min)</sub> = V<sub>CC</sub> + 0.75V for pulse durations less than 20 ns.
   V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75V for pulse durations less than 20 ns.
   Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 200 μs wait time after V<sub>CC</sub> stabilization.
   Only chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.
   Tested initially and after any design or process changes that may affect these parameters.




#### Thermal Resistance<sup>[9]</sup>

Parameter	Description	Test Conditions	VFBGA Package	TSOP II Package	Unit
$\Theta_{JA}$		Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	75	77	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)		10	13	°C/W

#### **AC Test Loads and Waveforms**

Figure 1. AC Test Load and Waveforms



	$R_{TH}$	
OUTPUT•—	<del></del>	<b>⊸</b> ∨

Parameters	2.50V	3.0V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V


#### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	<b>Typ</b> [2]	Max	Unit	
$V_{DR}$	V <sub>CC</sub> for Data Retention			1.5			V
I <sub>CCDR</sub> <sup>[8]</sup>	Data Retention Current	$V_{CC} = 1.5V, \overline{CE} \ge V_{CC} - 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	Ind'I/Auto-A		0.8	7	μА
		$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$	Auto-E			12	
t <sub>CDR</sub> <sup>[9]</sup>	Chip Deselect to Data Retention Time			0			ns
t <sub>R</sub> <sup>[10]</sup>	Operation Recovery Time			t <sub>RC</sub>			ns

#### **Data Retention Waveform**[11]

#### Figure 2. Data Retention Waveform



Notes

10. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100 \,\mu s$  or stable at  $V_{CC(min)} \ge 100 \,\mu s$ .

11. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both  $\overline{BHE}$  and  $\overline{BLE}$ .



#### **Switching Characteristics**

Over the Operating Range [12, 13]

D	Donasis 4i os	45 ns (Inc	l'I/Auto-A)	55 ns (	Auto-E)	11:4
Parameter	Description	Min	Max	Min	Max	Unit
Read Cycle		1	1			
t <sub>RC</sub>	Read Cycle Time	45		55		ns
t <sub>AA</sub>	Address to Data Valid		45		55	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		45		55	ns
t <sub>DOE</sub>	OE LOW to Data Valid		22		25	ns
t <sub>LZOE</sub>	OE LOW to LOW Z <sup>[14]</sup>	5		5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[14, 15]</sup>		18		20	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[14]</sup>	10		10		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[14, 15]</sup>		18		20	ns
t <sub>PU</sub>	CE LOW to Power Up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power Down		45		55	ns
t <sub>DBE</sub>	BLE/BHE LOW to Data Valid		45		55	ns
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z <sup>[14]</sup>	10		10		ns
t <sub>HZBE</sub>	BLE/BHE HIGH to HIGH Z <sup>[14, 15]</sup>		18		20	ns
Write Cycle <sup>[16]</sup>						
t <sub>WC</sub>	Write Cycle Time	45		55		ns
t <sub>SCE</sub>	CE LOW to Write End	35		40		ns
t <sub>AW</sub>	Address Setup to Write End	35		40		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Setup to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	35		40		ns
t <sub>BW</sub>	BLE/BHE LOW to Write End	35		40		ns
t <sub>SD</sub>	Data Setup to Write End	25		25		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[14, 15]</sup>		18		20	ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[14]</sup>	10		10		ns

<sup>12.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1V/ns) or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>QL</sub>/I<sub>QH</sub> as shown in the "AC Test Loads and Waveforms" on page 4.

13. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification.

14. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZBE</sub>, t<sub>HZOE</sub> is less than t<sub>LZWE</sub> for any device.

15. t<sub>HZCE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.


16. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, BLE, or both = V<sub>IL</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.



#### **Switching Waveforms**


Read Cycle No. 1 (Address Transition Controlled)[17, 18]

Figure 3. Read Cycle No. 1



Read Cycle No. 2 (OE Controlled)[18, 19]

Figure 4. Read Cycle No. 2



<sup>17.</sup> The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{|L}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$ , or both =  $V_{|L}$ .

18.  $\overline{WE}$  is HIGH for read cycle.


19. Address valid before or similar to  $\overline{CE}$  and  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW.



## Switching Waveforms (continued)


Write Cycle No. 1  $(\overline{WE} \ \text{Controlled})^{[16,\ 20,\ 21]}$ 

Figure 5. Write Cycle No. 1



Write Cycle No. 2 ( $\overline{\text{CE}}$  Controlled)[16, 20, 21]

Figure 6. Write Cycle No. 2



#### Notes

20. Data IO is high impedance if  $\overline{\text{OE}}$  = V<sub>IH</sub>.

21. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  = V<sub>IH</sub>, the output remains in a high impedance state.


22. During this period, the IOs are in output state. Do not apply input signals.



### Switching Waveforms (continued)


Write Cycle No. 3 (WE Controlled, OE LOW)[21]

Figure 7. Write Cycle No. 3



Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)[21]

Figure 8. Write Cycle No. 4





#### **Truth Table**

CE	WE	ŌĒ	BHE	BLE	IOs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power down	Standby (I <sub>SB</sub> )
L	Х	Х	Н	Н	High Z	Deselect/Power down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data Out (IO <sub>0</sub> –IO <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data Out (IO <sub>0</sub> –IO <sub>7</sub> ); IO <sub>8</sub> –IO <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data Out (IO <sub>8</sub> –IO <sub>15</sub> ); IO <sub>0</sub> –IO <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data In (IO <sub>0</sub> –IO <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data In (IO <sub>0</sub> –IO <sub>7</sub> ); IO <sub>8</sub> –IO <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data In (IO <sub>8</sub> –IO <sub>15</sub> ); IO <sub>0</sub> –IO <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )

## **Ordering Information**


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62147EV30LL-45BVI	51-85150	48-ball Very Fine Pitch Ball Grid Array	Industrial
	CY62147EV30LL-45BVXI	51-85150	48-ball Very Fine Pitch Ball Grid Array (Pb-free)	
	CY62147EV30LL-45ZSXI	51-85087	44-pin Thin Small Outline Package II (Pb-free)	
45	CY62147EV30LL-45BVXA	51-85150	48-ball Very Fine Pitch Ball Grid Array (Pb-free)	Automotive-A
55	CY62147EV30LL-55ZSXE	51-85087	44-pin Thin Small Outline Package II (Pb-free)	Automotive-E

Contact your local Cypress sales representative for availability of these parts.





### **Package Diagrams**

Figure 9. 48-Ball VFBGA (6 x 8 x 1 mm), 51-85150



TOP VIEW






51-85150-\*D





#### Package Diagrams (continued)


Figure 10. 44-Pin TSOP II, 51-85087

DIMENSION IN MM (INCH)
MAX
NITI









MoBL is a registered trademark, and More Battery Life is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



## **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	201861	01/13/04	AJU	New Data Sheet
*A	247009	See ECN	SYT	Changed from Advanced Information to Preliminary Moved Product Portfolio to Page 2 Changed Vcc stabilization time in footnote #8 from 100 $\mu s$ to 200 $\mu s$ Removed Footnote #15(t_ZBE) from Previous Revision Changed I_{CCDR} from 2.0 $\mu A$ to 2.5 $\mu A$ Changed typo in Data Retention Characteristics(t_R) from 100 $\mu s$ to t_{RC} ns Changed t_{DHA} from 6 ns to 10 ns for both 35 ns and 45 ns Speed Bin Changed t_{HZOE}, t_HZBE, t_HZWE from 12 to 15 ns for 35 ns Speed Bin and 15 to 18 ns for 45 ns Speed Bin Changed t_{SCE} and t_BW from 25 to 30 ns for 35 ns Speed Bin and 40 to 35 ns for 45 ns Speed Bin Changed t_{HZCE} from 12 to 18 ns for 35 ns Speed Bin and 15 to 22 ns for 45 ns Speed Bin Changed t_{SD} from 15 to 18 ns for 35 ns Speed Bin and 20 to 22 ns for 45 ns Speed Bin Changed t_{DCE} from 15 to 18 ns for 35 ns Speed Bin Changed t_{DCE} from 15 to 18 ns for 35 ns Speed Bin Changed t_{DCE} from 15 to 18 ns for 35 ns Speed Bin Changed Ordering Information to include Pb-Free Packages
*B	414807	See ECN	ZSD	Changed from Preliminary information to Final Changed the address of Cypress Semiconductor Corporation on Page #1 from "3901 North First Street" to "198 Champion Court" Removed 35ns Speed Bin Removed "L" version of CY62147EV30 Changed ball E3 from DNU to NC. Removed redundant foot note on DNU. Changed $I_{CC}$ (Max) value from 2 mA to 2.5 mA and $I_{CC}$ (Typ) value from 1.5 mA to 2 mA at f=1 MHz Changed $I_{CC}$ (Typ) value from 12 mA to 15 mA at f = $f_{max}$ Changed $I_{SB1}$ and $I_{SB2}$ Typ values from 0.7 $\mu$ A to 1 $\mu$ A and Max values from 2.5 $\mu$ A to 7 $\mu$ A. Changed $I_{CCDR}$ from 2.5 $\mu$ A to 7 $\mu$ A. Added $I_{CCDR}$ typical value. Changed AC test load capacitance from 50 pF to 30 pF on Page #4. Changed $I_{LZCE}$ from 3 ns to 5 ns Changed $I_{LZCE}$ from 22 ns to 18 ns Changed $I_{LZCE}$ from 30 ns to 35 ns. Changed $I_{SD}$ from 22 ns to 25 ns. Updated the package diagram 48-pin VFBGA from *B to *D Updated the ordering information table and replaced the Package Name column with Package Diagram.
*C	464503	See ECN	NXR	Included Automotive Range in product offering Updated the Ordering Information
*D	925501	See ECN	VKN	Added Preliminary Automotive-A information Added footnote #9 related to I <sub>SB2</sub> and I <sub>CCDR</sub> Added footnote #14 related AC timing parameters
*E	1045701	See ECN	VKN	Converted Automotive-A and Automotive -E specs from preliminary to final