

Freescale Semiconductor, Inc.

Product Brief

- Performance analysis tools
- Traffic scripting tools
- **C-Ware Development System**
 - Compact PCI chassis
 - PowerPC-based host application module
 - One or more C-5 Switching Modules
 - Various Physical Interface Modules (OC-3, OC-12, OC-48, Gigabit Ethernet, Ethernet/OC-3 combination, and so on)
 - Support for Fabric and other coprocessor modules
 - Complete hardware reference designs

Another aspect of the development environment is the comprehensive customer support from C-Port, which includes hands-on training and Web access for all your support needs at www.cportcorp.com.

Universal Networking Applications

The C-5 NP can support a wide breadth of applications from access to edge to core, such as:

- Multiservice Access Platforms (MSAPs)
- Digital Subscriber Line Access Multiplexor (DSLAM)
- Cable and wireless head-end systems
- MAN CPE and head-end equipment
- Ethernet/IP/Frame Relay/ATM interworking
- Internet access switch/routers
- Load balancing web server switches
- Optical edge switch/routers and add/drop multiplexors
- IP Gigabit/Terabit routers
- WAN Customer Premises Equipment (CPE)

The following sections provide examples of three applications using the C-5 NP.

Example 1: Optical Edge

The new breed of switch designed for edge networks often supports the core protocols, Fabric access protocol, and to implement the standard. Each of these is supported across a range of types ranging from circuit links, SONET OC-3/OC-100 and Gigabit Ethernet. In addition to the basic interface types, these switches provide advanced features as IP Quality of Service, Private Networks (VPN), firewalls.

This broad combination of interfaces, and services, is a difficult challenge to vendors, especially in light of market constraints. Different approaches require separate hardware design efforts, each balancing a mix of ASICs, Application Specific Standard Products (ASSPs), and general-purpose CPUs for each interface type and protocol.

A system design delivering the protocols and interfaces needed by this

C-5 Network Processor

Overview

The C-5™ Network Processor (NP), the first member of the C-Port™ family of network processors, is specially designed for networking applications. Its high-level of programmability and wire-speed performance make it the best foundation for building networking products and services.



The C-5 NP incorporates an unprecedented combination of functionality, computing power, and data bandwidth in a flexible, patent-pending architecture. This architecture supports complete programmability from Layer 2 through Layer 7 of the OSI model, allowing the C-5 NP to be used in a wide range of networking applications. In addition, the C-5 NP's simple programming model and advanced development tools enable you to get to market sooner with clearly differentiated products.

Cell and packet processing, table lookup processing, and queue management

functions are all integrated into the C-5 NP architecture. The C-5 NP provides a wide range of physical interfaces, network circuit/routing tables, descriptor queues), and logic, the C-5 NP can implement intelligent mixed media, multiprotocol switches and routers.


Stable programming and complete development and third-party support, Freescale's Smart Networks, to a fully integrated platform that can solve a wide range of networking tasks and simplify the development of full-featured applications.

Programmability and

The C-5 NP provides a high level of plane intelligence for networking products. A variety of networking traffic classification and management in addition to service and interworking functions for networking services and deployed efficiently under software control.

Each C-5 NP provides high bandwidth and more computing power to

**For More Information On This Product,
Go to: www.freescale.com**




and tomorrow's demanding communications requirements. The C-5 NP's 5Gbps of bandwidth gives you non-blocking throughput and the 3,000 MIPs of computing power allows you to add services throughout the protocol stack — all at wire-speed.

You can use more than one C-5 NP per device to increase both your bandwidth and computing power. In addition, multiple C-5 NPs can be used in conjunction with a switching fabric to implement large scale switching systems. With two C-5 NPs, you can scale your system up to 10Gbps aggregate bandwidth. By adding multiple C-5 NPs and a fabric interface, you can achieve Terabits per second of

mon networking-specific architecture allows thousands of coprocessors to support processing, which helps deliver software flexibility at high speeds.

The C-5 NP's sixteen **Channel Processors (CPs)** for receiving, processing cells and packet coprocessors operate resources for the CP: perform a range of network tasks. The coprocessors:

- **Executive Processor** the C-5 NP, and control C-5 NP and external



- **Fabric** scaling industry
- **Table L** implement table update
- **Queue (QMU)** queue management
- **Buffer (BMU)** flexible management

Powerful, Intelligent Processing Engines


Each Channel Processor (CP) contains a RISC Core *plus* dual parallel Serial Data Processors (SDPs). Together these components act as powerful communications building blocks that can be customized through standard software and that enable more than three billion RISC cycles per second to be used for value-added services. Cell and packet processing is pipelined using special-purpose memories that loosely couple these processors.

Specific forwarding functions supporting different wire-speed network interfaces, line speeds, and protocols are implemented using the C/C++ programmable RISC Core. The RISC Core specifically manages:

- Characterization and classification
- Policy enforcement
- Traffic scheduling

The programmable SDPs handle common, time-consuming tasks such as:

- Programmable field parsing, extraction (including header validation), insertion, and deletion
- CRC validation/calculation
- Framing and encoding/decoding



Flexible, Lower Cost Interfaces

The C-5 NP's architecture supports a variety of standard serial and protocols and individual protocols from DS1 (1.544Mbps) Integrated functions MACs and SONET Fr system development device design, and low system costs.

The physical interface NP are programmed basis, enabling a single simultaneously supported of physical interface

Simple Programming

The C-5 NP is programmed standard C/C++ language figurable state-machine languages, thus providing programming model C-5 NP's standard R enhances code portability use of standard development

The key to a simple programming however, is an open

programming into C-Ware Application Interface simplify complex software development leverage the power Similar to API world, the C-5 sophisticated NP and abstract common network

or even mixed within a card for per-port service provisioning by the service provider customer. You basically change the 'personality' of the C-5 NP by downloading a new program.

In addition, you can connect these line cards through best-in-class switching fabrics from members of Motorola's Smart Networks Alliance, such as Power X Networks™ and IBM™. The C-5 NP has a glueless interface to both the Power X TeraChannel® Switch Fabric and the IBM Packet Routing Switch Fabric, in addition to conforming to standard Utopia 2 and 3 interfaces.

Thus, one basic hardware design, matched with many different PHY interfaces, yields a vast range of different solutions leveraging a common platform. By using the C-5 NP's universality, a multi-year phased product delivery can be radically condensed, offering a massive time-to-market competitive advantage.


Example 2: High Function IP Switch

As enterprise networks have migrated on IP, the design of intelligent Ethernet switches has evolved to support new functions (such as security, firewalling, accounting, traffic classification, and specific QoS). These Layer 3 through Layer 4 capabilities have become a number of enterprise-critical working applications.

While the intellectual property for implementing these functions is in the system software, the packet parsing, classification, and processing tasks have required vendors to choose between simple or complex hardware designs. piece-part ASSPs or ASICs. As a result, many network operators had difficulty meeting the demands for performance and new functionality.

For more information about the C-Ware Software Toolset, please contact your local Motorola sales representative or call (800) 521-6274. You can also visit Motorola's Smart Networks Web site at:

www.motorola.com/smartnetworks



Freescale Semiconductor, Inc.



These designs face a number of limitations:

- Frame processing is limited by the CPU performance. A generous estimate of top-end performance for Frame Relay or IP is up to 350,000 frames per second (though typically far worse), which is approximately one-third of wire-speed performance for one DS3 (assuming 8-byte Frame Relay frames).
- Density is limited by processing performance, PCI bandwidth, and component board space. A generous best-case design might support up to five DS3s.
- System cost is driven by the ASSP costs, with complex HDLC controllers and OC-12 SARs typically costing hundreds of dollars for each part.

The C-5 NP breaks through these limitations by integrating these functions into a single chip. Channel Processors are dedicated to ATM, SAR, HDLC multiplexing and demultiplexing, Frame Relay, and IP functions, enabling wire-speed operations.

The C-5 NP implementation offers clear benefits:

- Density of up to 10 DS3s is easily achieved, enabled by the processing power, internal bandwidth, and integration of a single C-5 NP.
- Wire-speed performance can be achieved even for 10 individual DS3 links (over 7 million frames per second), delivering over 20 times the performance of general-purpose CPU-based designs.
- System costs are dramatically reduced, both through integration of multiple, expensive components and provision of much higher port densities.
- The same hardware and software architecture scales to higher speeds, up to OC-48, enabling extensive leverage across the product line for improved time-to-market and lower support costs.



Summary

The C-5 NP is a revolution through for networking customers. Its unique complete programmable speed performance foundation for building networking products the 21st century.

C-5 NP Feature Highlights

| Feature | Function | |
|--|--|--|
| C-5 NP General | Concurrent Network Processing | <ul style="list-style-type: none"> • 16 Channel Processors for processing • Five coprocessors for network tasks: <ul style="list-style-type: none"> - Executive Processor (stateful) - Fabric Processor (high-speed interface management) - Table Lookup Unit (network) - Queue Management Unit - Buffer Management Unit |
| | Throughput | • 5Gbps aggregate |
| | Internal Bandwidth | • Three internal buses with high bandwidth |
| | Processing Power | • Over 3000 MIPS |
| Channel Processor (CP) | Layout | <ul style="list-style-type: none"> • Single Chip System • Ball Grid Array (BGA) package |
| | Physical Interfaces | • Up to 16 (user configurable) |
| | Physical protocols supported | <ul style="list-style-type: none"> • 10Mb Ethernet (RMII) • 100Mb Ethernet (RMII) • 1Gb Ethernet (GMII and TBI) • OC-3c • OC-12/OC-12c • OC-48 • FibreChannel • T1/E1 (with external frame relay) • T3/E3 (with external frame relay) |
| | RISC Core | • 32-bit C/C++ programmable instruction set |
| Programmable Serial Data Processors (SDPs) | Programmable Serial Data Processors (SDPs) | • Two SDPs (one receive and one transmit) per CP |
| | Executive Processor (XP) | <ul style="list-style-type: none"> RISC Core: • C/C++ programmable, stateful instruction set External Interfaces: <ul style="list-style-type: none"> • 32-bit, 33/66MHz PCI • Serial PROM interface • Two-wire serial bus interface |
| Fabric Processor (FP) | Interface Type | • Conforms to UTOPIA (Level 1) interface standards, and supports compatibility with PowerPC |
| | Interface Bandwidth | • Transmit and receive full-duplex 3200Mbps each direction |
| Table Lookup Unit (TLU) | Number of Lookups per Second | • 133M maximum |
| | External Memory Size | • Up to 16MB maximum (8MB per TLU) |
| Queue Management Unit (QMU) | Internal Mode | <ul style="list-style-type: none"> • Up to 512 queues • Automated multicast elaboration |
| | Buffer Management Unit (BMU) | <ul style="list-style-type: none"> Buffer Memory Width: • 139 bit (128 bits data, 9 bits control) Buffer Memory Size: • Up to 128MB |

For More Information On This Product, Go to: www.freescale.com