



ANALOG DEVICES INC

# Complete High Speed 12-Bit Monolithic D/A Converter

**AD565A****1.1 Scope.**

This specification covers the detail requirements for a precision, high speed, current output 12-bit resolution D/A converter with internal high stability buried Zener reference.

**1.2 Part Number.**

The complete part number per Table 1 of this specification is as follows:

Device	Part Number
-1	AD565ASD/883B
-2	AD565ATD/883B

**1.2.3 Case Outline.**

See Appendix 1 of General Specification ADI-M-1000: package outline: D-24.

8

**1.3 Absolute Maximum Ratings. ( $T_A = +25^\circ\text{C}$  unless otherwise noted)**

$V_{CC}$ to Power Ground . . . . .	0 to +18V
$V_{EE}$ to Power Ground . . . . .	0 to -18V
Voltage on DAC Output (Pin 9) . . . . .	-3V to +12V
Digital Inputs (Pins 13 to 24) to Power Ground . . . . .	-1.0V to +7.0V
Ref In to Reference Ground . . . . .	$\pm 12\text{V}$
Bipolar Offset to Reference Ground . . . . .	$\pm 12\text{V}$
10V Span R to Reference Ground . . . . .	$\pm 12\text{V}$
20V Span R to Reference Ground . . . . .	$\pm 24\text{V}$
Ref Out . . . . .	Indefinite Short to Power Ground Momentary Short to $V_{CC}$
Power Dissipation . . . . .	1000mW
Storage Temperature Range . . . . .	-65°C to +150°C
Lead Temperature (Soldering 10sec) . . . . .	+300°C

**1.5 Thermal Characteristics.**

Thermal Resistance  $\theta_{JC} = 25^\circ\text{C/W}$   
 $\theta_{JA} = 48^\circ\text{C/W}$

# AD565A—SPECIFICATIONS

0816800 0040662 342 ANA

Table 1.

Test	Symbol	Device	Design Limit @ +25°C	Sub Group 1	Sub Group 2, 3	Sub Group 4	Test Condition <sup>1</sup>	Units
Relative Accuracy	RA	-1	1/2	1/2	3/4		All Bits with Positive Errors On. All Bit with Negative Errors On.	± LSB max
		-2	1/4	1/2	1/2	1/4		
Differential Nonlinearity	DNL	-1	3/4	3/4	1		Major Transitions	± LSB max
		-2	1/2	3/4	1	1/2		
Gain Error	A <sub>E</sub>	-1, 2	0.25	0.25			R <sub>REF</sub> = 50Ω Fixed	± % of FS max
Gain Error Temperature Coefficient	TCA <sub>E</sub>	-1			30			± ppm of FS/ °C max
		-2			15			
Offset Error	V <sub>OS</sub>	-1, 2	0.05	0.05				± % of FS max
Offset Error Temperature Coefficient	TCV <sub>OS</sub>	-1, 2			2			± ppm of FS/ °C max
Bipolar Zero Error <sup>2</sup>	BPZE	-1	0.15	0.15			R <sub>BO</sub> = 50Ω Fixed	± % of FS max
		-2	0.10	0.15		0.10		
B/P Zero Error Temperature <sup>2</sup> Coefficient	TCB <sub>PZE</sub>	-1, 2			10			± ppm of FS/ °C max
Input Resistance	R <sub>IN</sub>	-1, 2	15					kΩ min
			25					kΩ max
Reference Output Voltage <sup>3</sup>	V <sub>REF</sub>	-1, 2	9.90	9.90	9.90			+ V min
			10.10	10.10	10.10			+ V max
Reference Output Current <sup>4</sup>	I <sub>REF</sub>	-1, 2	1.5	1.5				+ mA min
Full Scale Transition	t <sub>FS</sub>	-1, 2	30				10% to 90% Delay Plus Rise Time	ns max
		-1, 2	50					90% to 10% Delay Plus Fall Time
Output Current Settling Time	t <sub>SL</sub>	-1, 2	250					ns max
Compliance Voltage	CV	-1, 2	1.5				−55°C to +125°C	− V min
			10					+ V max
Output Resistance	R <sub>OUT</sub>	-1, 2	6				Exclusive of Span Resistors	kΩ min
			10					kΩ max
Output Current	I <sub>OUT</sub>	-1, 2	1.6	1.6			Unipolar (All Bits On)	− mA min
			2.4	2.4				− mA max
			0.8	0.8			Bipolar (All Bits On)	− mA min
			1.2	1.2				− mA max
Power Supply Rejection Ratio	PSRR	-1, 2	10	10			V <sub>CC</sub> = +11.4V to +16.5V dc V <sub>EE</sub> = −11.4V to −16.5V dc	± ppm of FSR/ % max
			25	25				
Power Supply Current <sup>4, 5</sup>	I <sub>CC</sub>	-1, 2	5	5				+ mA max
	I <sub>EE</sub>	-1, 2	18	18				− mA max
Power Dissipation	P <sub>D</sub>	-1, 2	345	345				mW max
Digital Input High Voltage	V <sub>IH</sub>	-1, 2	2.0	2.0				+ V min
			5.5	5.5				+ V max
Digital Input Low Voltage	V <sub>IL</sub>	-1, 2	0.8	0.8				+ V max
Digital Input High Current	I <sub>IH</sub>	-1, 2	300	300			V <sub>IH</sub> = 5.5V	+ μA max
Digital Input Low Current	I <sub>IL</sub>	-1, 2	100	100			V <sub>IL</sub> = 0V	+ μA max

NOTES

<sup>1</sup>V<sub>CC</sub> = +15V, V<sub>EE</sub> = −15V, V<sub>IH</sub> = 2.0V, V<sub>IL</sub> = 0.8V, T<sub>A</sub> = 25°C unless otherwise indicated. V<sub>IH</sub> = 2.0V, and V<sub>IL</sub> = 0.8V guaranteed design limits at −55°C and +125°C.

<sup>2</sup>MSB on; all other bits off.

<sup>3</sup>In subgroup 1, the reference output is loaded with 0.5mA reference input current, 1.0mA bipolar offset current, and 1.5mA additional current. In subgroups 2 and 3, only the 0.5mA reference input current is applied. The reference must be buffered to supply external loads at elevated temperatures.

<sup>4</sup>Guaranteed for +11.4V ≤ V<sub>CC</sub> ≤ +16.5V.



<sup>5</sup>Guaranteed for −11.4V ≤ V<sub>EE</sub> ≤ −16.5V.

ANALOG DEVICES INC

65E D

ANALOG DEVICES INC

## 3.2.1 Functional Block Diagram and Terminal Assignments.



## 3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (56).

## ANALOG DEVICES INC

## 4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).

