LTR										NS										
						DES	CRIPTI	ON						DATE	(YR-MC	-DA)		APPR	OVED	
REV																				
SHEET 3	35	36	37	38	39	40	41	42	43	44										
REV																				
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
REV STATUS OF SHEETS				REV																
OF SHEE 15				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					PARED anh V. N						DE	EFENS	SE SL	JPPL	Y CEI	NTER	COL	.UMB	US	
STANE MICROC					CKED E anh V. N								COLU	JMBL	JS, O	HIO 4	43216	5		
DRAWING					ROVED		9					IRCU							ND.	
FOR USE DEPARTI	THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE  DRAWING APPROVAL DATE 98-12-11  INTEGRATED MULTIPF MONOLITHIC SILICON							OL F			, i i,									
DEPARTMENT ( AMSC		EFENS	SE	REVI	ISION L	.EVEL				SIZE			CODE	- 1		59	62-9	9315	59	
AIVISC	, IN/A									SHE	ET	1	OF	l	44					


DSCC FORM 2233

5962-E073-99

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

### 1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
  - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	68302	Integrated multiprotocol processor

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

<u>Device class</u> <u>Device requirements documentation</u>

M Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535,

appendix A

Q or V Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	CMGA5-P132	132	Pin grid array
Υ	See figure 1	132	Ceramic leaded chip carrier, gullwing-lead

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93159
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 2

1.3 <u>Abso</u>	olute maximum ratings. 1/	
Sup	pply voltage range (V <sub>DD</sub> )	-0.3 V to +7.0 V
Inpu	ut voltage range (V <sub>IN</sub> )	-0.3 V to V <sub>CC</sub>
Stor	rage temperature range (T <sub>STG</sub> )	-55°C to +150°C
Lea	d temperature (soldering, 10 seconds)	+300°C
The	ermal resistance, junction-to-ambient ( $\Theta_{JA}$ ):	
1	Case X	33°C/W
	Case Y	
Pow	ver dissipation at 16.67 MHz ( $P_D$ )	53 mA minimum to 64 mA maximum 2/
	ver dissipation at 8.0 MHz ( $P_D$ )	
	power dissipation at 16.67 MHz (LP <sub>D</sub> )	
	est power dissipation at 16.67 MHz (LP <sub>D</sub> )	
Low	vest power dissipation at 50.0 kHz (LP $_{ extsf{D}}$ )	1 mA maximum <u>5</u> /
1.4 <u>Reco</u>	ommended operating conditions. 2/	
	ply voltage range (V <sub>DD</sub> )	+4.5 V dc to +5.5 V dc
High	h level input voltage (V⊩):	221
	Except EXTAL	
	EXTAL(AMACIA in IDL mode) L1014 L1044 L104D L10B	
	(NMSI1 in IDL mode) L1CLK, L1SY1, L1RXD, L1GR	V <sub>DD</sub> - 20%
	Except EXTAL	0.8 V maximum
	EXTAL	
	(NMSI1 in IDL mode) L1CLK, L1SY1, L1RXD, L1GR	
	quency of operation	
	bient operating temperature range (T <sub>A</sub> )	
1.5 Digit	al logic testing for device classes Q and V.	
Fault	t coverage measurement of manufacturing	
log	gic tests (MIL-STD-883, test method 5012)	XX percent <u>6</u> /

# 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

<sup>6/</sup> Values will be added when they become available.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93159
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 3

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

<sup>2/</sup> The values shown are typical. The typical value varies as shown, based on how many IMP on-chip peripherals are enabled and the rate at which they are clocked.

<sup>3/</sup> LPREC = 0, Divider = 2.

 $<sup>\</sup>frac{4}{}$  LPREC = 1, Divider = 1024.

<sup>5/</sup> The stated frequency must be externally applied to EXTAL only after the IMP has been placed in the lowest power mode with LPREC = 1. The device core is not specified to operate at frequency but the rest of the IMP is. In this configuration, the user does not divide the clock internally using the LPCD4-LPCD0 bits in the system control register.

### **SPECIFICATION**

#### DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

#### **STANDARDS**

#### DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

MIL-STD-973 - Configuration Management.

MIL-STD-1835 - Interface Standard For Microcircuit Case Outlines.

#### **HANDBOOKS**

# DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 and figure 1 herein.
  - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
  - 3.2.3 Functional block diagrams. The functional block diagrams shall be as specified on figure 3.
  - 3.2.4 <u>Timing waveforms</u>. The timing waveforms shall be as specified on figure 4.
  - 3.2.5 Radiation exposure circuit. The radiation exposure circuit shall be as specified when available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full ambient operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93159
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 4

- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-PRF-38535, appendix A).

### 4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
  - 4.2.1 Additional criteria for device class M.
    - a. Burn-in test, method 1015 of MIL-STD-883.
      - (1) Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
      - (2)  $T_A = +125EC$ , minimum.
    - b. Interim and final electrical test parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93159
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 5

			TABLE I. Electrical performan	ce charact	eristics.			
Te		Symbol	Test conditions $-55^{\circ}C \le T_{A} \le +125^{\circ}C = \frac{1}{2}$	Device type	Group A subgroups	Lin	nits	Unit
			$+4.5 \text{ V} \le \text{V}_{\text{DD}} \le +5.5 \text{ V}$ unless otherwise specified			Min	Max	]
High level ou voltage	•	V <sub>OH</sub>	$V_{DD} = 5.0 \text{ V}$ $I_{OH} = 400 \mu\text{A}$	All	1, 2, 3	V <sub>DD</sub> - 1.0		V
Low level ou voltage, A1 PB0-PB11, CS1-CS0, AVEC, BG, RCLK1-RC TCLK1-TCL RTS1-RTS2 PA12, RXD CTS2, CD2	-A23, FC0-FC2, IAC, , ELK3, LK3, 3, SDS2, 02, RXD3,	V <sub>OL1</sub>	$V_{DD}$ = 5.0 V $I_{OL}$ = 3.2 mA	All	1, 2, 3		0.5	
DREQ  Low level ou voltage, AS  LDS, R/W, BGACK, BC  DTACK, DA  D0-D15, RE	, UDS , , BERR , CLR , ACK , RMC ,	V <sub>OL2</sub>	V <sub>DD</sub> = 5.0 V I <sub>OL</sub> = 5.3 mA	All	1, 2, 3		0.5	
Low level ou voltage, TX TXD3	tput	V <sub>OL3</sub>	$V_{DD} = 5.0 \text{ V}$ $I_{OL} = 7.0 \text{ mA}$	All	1, 2, 3		0.5	
Low level ou voltage, BR	, DONE,	V <sub>OL4</sub>	$V_{DD} = 5.0 \text{ V}$ $I_{OL} = 8.9 \text{ mA}$	All	1, 2, 3		0.5	
Low level ou voltage, CL	tput	V <sub>OL5</sub>	$V_{DD} = 5.0 \text{ V}$ $I_{OL} = 3.2 \text{ mA}$	All	1, 2, 3		0.4	
Input leakage	e current	I <sub>IN</sub>	$V_{DD} = 5.5 \text{ V}$	All	1, 2, 3		20	μΑ
Three-state l	eakage	I <sub>TSI</sub>	$V_{DD} = 5.5 \text{ V}, V_{IN} = V_{DD}$	All	1, 2, 3		20	1
Open drain le current	eakage	I <sub>OD</sub>	$V_{\text{DD}} = 5.5 \text{ V}, \ V_{\text{IN}} = V_{\text{DD}}$	All	1, 2, 3		20	
Output IS	LKO SDN I/F GCI mode)	O <sub>CLK</sub>		All	1, 2, 3		50 150	pF
<u> </u>	II other pins	O <sub>ALL</sub>					130	1
Input capacit	tance	C <sub>IN</sub>	See 4.4.1c	All	4		15	1

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93159
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 6

Test	Symbol	Test conditions	Device	Group A subgroups	Lim	its	Unit
	or Test no.	$ \begin{array}{c} -55^{\circ}C \leq T_{A} \leq +125^{\circ}C  \underline{1}/\\ +4.5 \ V \leq V_{DD} \leq +5.5 \ V\\ \text{unless otherwise specified} \end{array} $	type	subgroups	Min	Max	Max
		NMSI1 in IDL m	ode				
High level output voltage, L1TXD, SDS1, SDS2, L1RQ	$V_{OH2}$	$V_{DD} = 5.0 \text{ V}$ $I_{OH} = 2.0 \text{ mA}$	All	1, 2, 3	V <sub>DD</sub> - 0.5		V
Low level output voltage, L1TXD, SDS1, SDS2, L1RQ	V <sub>OL6</sub>	$V_{DD} = 5.0 \text{ V}$ $I_{OH} = 2.0 \text{ mA}$	All	1, 2, 3		0.5	V
Low level input current	I <sub>IL</sub>	$V_{\text{IN}} = V_{\text{SS}}$	All	1, 2, 3		±10	: A
High level input current	I <sub>IH</sub>	$V_{\text{IN}} = V_{\text{DD}}$	All	1, 2, 3		±10	: A
Functional tests		See 4.4.1b	All	7, 8			
	-	Clock timing	- 				•
Clock period (EXTAL)	1	See figure 4	All	9, 10, 11	60	125	ns
Clock pulse width (EXTAL)	2,3				27	62.5	
Clock rise and fall time (EXTAL)	4,5					5	
EXTAL to CLKO delay <u>2</u> / <u>3</u> /	5A				2	18	
		IMP bus master o		0 40 44		45	1
Clock high to FC, address valid Clock high to address, data	6 7	See figure 4	All	9, 10, 11		45 50	ns
bus high impedance (maximum)							
Clock high to address, FC invalid (minimum)	8				0		
Clock high to $\overline{AS}$ , $\overline{DS}$ asserted $\underline{4}/$	9				3	30	
Address, FC valid to $\overline{AS}$ , $\overline{DS}$ asserted (read)/ $\overline{AS}$ asserted (write) $\underline{5}$ /	11				15		
Clock low to $\overline{AS}$ , $\overline{DS}$ negated $\underline{4}/$	12					30	
AS, DS negated to address, FC invalid <u>5</u> /	13				15		
AS (and DS read) width asserted <u>5</u> /	14				120		
DS width asserted, write <u>5</u> /	14A				60		
AS, DS width negated 5/	15				60		
See footnotes at end of table.							
STA MICROCIRO	NDARD	MING	SIZE A			5962-	93159
DEFENSE SUPPLY COLUMBUS,	CENTER	COLUMBUS		REVISIO	N LEVEL	SHEET	 7

	TABLE	I. Electrical performance	characteristic	<u>cs</u> - Continued	l.		
Test	Test no.	Test conditions $-55^{\circ}C \le T_A \le +125^{\circ}C$ $+4.5 \text{ V} \le V_{DD} \le +5.5 \text{ V}$		Group A subgroups	Limits		Unit
		unless otherwise specific			Min	Max	
		IMP bus master cycle	es – Continue				
Clock high to control bus high impedance	16	See figure 4	All	9, 10, 11		50	ns
$\overline{AS}$ , $\overline{DS}$ negated to $\overline{R}/\overline{W}$ invalid $\underline{5}/$	17				15		
Clock high to R/W high 4/	18					30	
Clock high to R/W low 4/	20					30	
AS asserted to R/ W low (write) 5/ 9/	20A					10	
Address FC valid to R/ W	21				15		
R/ W low to DS asserted (write) 5/	22				30		
Clock low to data-out valid	23			[		30	
AS, DS negated to data-out invalid (write) 5/	25				15		
Data-out valid to DS asserted (write) 5/	26				15		
Data-in valid to clock low (setup time on read) <u>8</u> /	27				7		
AS, DS negated to DTACK negated (asynchronous hold) <u>5</u> /	28				0	110	
AS, DS negated to data-in invalid (hold time on read)	29				0		
AS , DS negated to BERR negated	30				0		
DTACK asserted to data-in valid (setup time) 5/ 8/	31					50	
HALT and RESET input transition time	32					150	
Clock high to BG asserted	33					30	
Clock high to BG negated	34			[		30	
BR asserted to BG asserted	35				2.5	4.5	clks
BR negated to BG negated 10/	36				1.5	2.5	
BGACK asserted to BG negated	37				2.5	4.5	
BGACK asserted to BR negated 11/	37 <b>A</b>				10	1.5	ns/clks
See footnotes at end of table.							
	NDARD	WING	SIZE A			5962	-93159
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				REVISIO	N LEVEL	SHEET	8

	TABLE I. <u>I</u>	Electrical performanc	e charac	teristics -	Continued.			
Test	Test no.	Test condition $-55^{\circ}C \le T_A \le +125$ $+4.5 \text{ V} \le V_{DD} \le +5$ unless otherwise sp	°C <u>1</u> / 5.5 V	Device type	Group A subgroups	Lir Min	nits Max	Unit
		IMP bus master cyc		ntinued				<u> </u>
BG asserted to control,	38	See figure 4		All	9, 10, 11		50	ns
address, data bus								
impedance ( AS negates)					-			
BG width negated	39					1.5		clks
AS , DS negated to AVEC negated	44					0	50	ns
BGACK width low	46					1.5		clks
Asynchronous input setup time 8/	47					10		ns
BERR asserted to DTACK asserted <u>5</u> / <u>6</u> /	48					10		
Data-out hold from clock high	53					0		
R/W asserted to data bus impedance change	55					0		
HALT / RESET pulse width 7/	56					10		clks
BGACK negated to AS, DS, R/W driven	57					1.5		
BGACK negated to FC	57 <b>A</b>				•	1		1
BR negated to AS, DS, R/ W driven 10/	58					1.5		
BR negated to FC 10/	58A				•	1		1
Clock high to BCLR asserted	60						30	ns
Clock high to BCLR negated 13/	61						30	•
Clock low (S0 falling edge during read) to RMC asserted	62						30	
Clock high (S7 rising edge during write) to RMC negated	63						30	
RMC negated to BG asserted 12/	64						30	
			<u>17</u> /					
DREQ asynchronous setup time 14/	80	See figure 4		All	9, 10, 11	15		ns
DREQ width low 15/	81					2		clks
DREQ low to BR low 16/	82				[		2	
Clock high to BR low 16/	83						30	ns
See footnotes at end of table.								
STAND MICROCIRCUI		ING		ZE <b>A</b>			5962-	93159
DEFENSE SUPPLY CI COLUMBUS, OH	ENTER CO	LUMBUS			REVISION L	EVEL	SHEET	9

	TABLE I.	Electrical performance	e characteristics	- Continued.			
Test	Test no.	Test conditions $-55^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$	Device	Group A subgroups	Lir	nits	Unit
		$+4.5 \text{ V} \le \text{V}_{DD} \le +5.9$ unless otherwise spe	5 V		Min	Max	
		DMA - Contir	nued <u>17</u> /				
Clock high to BR high impedance 16/	84	See figure 4	All	9, 10, 11		30	ns
BGACK low to BR high impedance 16/	85				30		
Clock high to BGACK low	86					30	1
AS and BGACK high (the latest one) to BGACK low (when BG is asserted)	87				1.5	2.5 + 30	clks ns
BG low to BGACK low (no other bus master) 16/	88				1.5	2.5 + 30	clks ns
BR high impedance to BG high 16/	89				0		ns
Clock on which BGACK low to clock on which AS low	90				2	2	clks
Clock high to BGACK high	91					30	ns
Clock low to BGACK high impedance	92					15	
Clock high to DACK low	93	1				30	1
Clock low to DACK high	94	1				30	1
Clock high to DONE low output)	95					30	
Clock low to DONE high (impedance)	96					30	
DONE input low to clock high (asynchronous setup)	97				15		
	Externa	al master internal asynd	chronous read/v	rite cycles			
R/ W valid to DS low	100	See figure 4	All	9, 10, 11	0		ns
DS low to data in valid	101					30	
DTACK low to data in hold time	102				0		
AS valid to DS low	103			[	0		
DTACK low to DS high	104				0		1
DS high to DTACK high	105					45	1
DS inactive to AS inactive	106				0		1
DS high to R/ W high	107				0		1
DS high to data high impedance	108					45	
See footnotes at end of table.							
STAN MICROCIRC	NDARD	MINIC	SIZE <b>A</b>			5962-	93159
DEFENSE SUPPLY COLUMBUS, C	CENTER C	OLUMBUS		REVISION	LEVEL	SHEET	0

	TABLE I	. Electrical performance cha	racteristics	<u>s</u> - Continued.			
Test	Test no.	Test conditions $-55^{\circ}C \le T_A \le +125^{\circ}C  \underline{1}/$	Device type	Group A subgroups	Lin	nits	Unit
		$+4.5 \text{ V} \le \text{V}_{\text{DD}} \le +5.5 \text{ V}$ unless otherwise specified			Min	Max	
E	External ma	ster internal asynchronous re	ad/write cy	/cles - Contini	ued		
DS high to data out hold time <u>18</u> /	108A	See figure 4	All	9, 10, 11	0		ns
DS high to data in hold time	109				0		
Data out valid to DTACK low	109A				15		
	External	master internal synchronous	read/write	cycles <u>19</u> /			
Address valid to AS low	110	See figure 4	All	9, 10, 11	15		ns
AS low to clock high	111				30		1
Clock low to AS high	112					45	
AS high to address hold time on write	113				0		
AS inactive time	114				1		clk
UDS / LDS low to clock high	115				40		ns
Clock low to UDS / LDS high	116					45	
$R/\overline{W}$ valid to clock high	117				30		
Clock high to R/W high	118					45	
AS low to IAC high	119					40	
AS high to IAC low	120					40	1
AS low to DTACK low (0 wait state)	121					45	
Clock low to DTACK low (1 wait state)	122					30	
AS high to DTACK high	123					45	
DTACK high to DTACK high impedance	124					15	
Clock high to data out valid	125					30	]
AS high to data high impedance	126					45	
AS high to data out hold time	127				0		
AS high to address hold time on read	128				0		
UDS / LDS inactive time	129				1		clk
Data in valid to clock low	130				30		ns
Clock low to data in hold time	131				15		
See footnotes at end of table.							
STAI MICROCIRO	NDARD :UIT DRA'	WING	SIZE A			5962-9	93159
DEFENSE SUPPLY COLUMBUS, (	CENTER C	COLUMBUS		REVISION	I LEVEL	SHEET 1	1

	TABLE	I. Electrical performance	e characteristic	<u>s</u> - Continued.			
Test	Test no.	Test conditions $-55^{\circ}C \le T_A \le +125^{\circ}C$		Group A subgroups	Lin	nits	Unit
		$+4.5 \text{ V} \le \text{V}_{DD} \le +5.5 \text{ V}$ unless otherwise specifications			Min	Max	
		Internal master interna	l read/write cyc				
Clock high to IAC high Clock low to IAC low	140	See figure 4	All	9, 10, 11		40	ns
Clock low to IAC low  Clock high to DTACK low  (0 wait state)	141 142					40 45	1
Clock low to DTACK high	143					40	1
Clock high to data out valid	144					30	
AS high to data out hold time	145				0		
		Chip-select timing inte	rnal master	<u>22</u> /			
Clock high to CS, IACK low 20/	150	See figure 4	All	9, 10, 11		40	ns
Clock low to CS, IACK high <u>20</u> /	151					40	
CS width negated	152				60		
Clock high to DTACK low (0 wait state)	153					45	
Clock low to DTACK low (1-6 wait states)	154					30	
Clock low to DTACK high	155					40	
Clock high to BERR low 21/	156					40	
Clock low to BERR high impedance <u>21</u> /	157					40	
DTACK high to DTACK high impedance	158					15	
Input data hold time from S6 low	171				5		
CS negated to data out invalid	172				10		
Address, FC valid to CS asserted	173				15		
CS negated to address, FC invalid	174				15		
CS low time (0 wait state)	175				120		_
$\overline{\text{CS}}$ negated to $R/\overline{W}$ invalid	176				10		_
CS asserted to R/W low (write)	177					10	
CS negated to data in invalid (hold time on read)	178				0		
See footnotes at end of table.							
STAI MICROCIRO	NDARD	WING	SIZE A			5962-	93159
DEFENSE SUPPLY COLUMBUS, (	CENTER (	COLUMBUS		REVISION	l LEVEL	SHEET 1	2

	TABLE	I. Electrical performanc	e characteristic	<u>s</u> - Continued						
Test	Test no.	Test conditions $-55^{\circ}C \le T_A \le +125^{\circ}C$		Group A subgroups	Lim	iits	Unit			
		$+4.5 \text{ V} \le \text{V}_{DD} \le +5.5$ unless otherwise spec			Min	Max				
	•	Chip-select timing	external maste		•					
Clock low to DTACK low (1-6 wait states)	154	See figure 4	All	9, 10, 11		30	ns			
AS low to CS low	160					30	1			
AS high to CS high	161					30	1			
Address valid to AS low	162				15		1			
R/W valid to AS low 23/	163				15					
AS negated to address hold time	164				0					
AS low to DTACK low (0 wait state)	165					45				
AS high to DTACK high	167					30				
AS low to BERR low 24/	168					30				
AS high to BERR high 24/ 25/	169					30				
Parallel I/O										
Input data setup time (to clock low)	180	See figure 4	All	9, 10, 11	20		ns			
Input data hold time (from clock low)	181				10					
Clock high to data out valid (CPU writes data, control, or direction)	182					35				
	<u> </u>	I Interrupts	I : 26/							
Interrupt pulse width low	190	See figure 4	All	9, 10, 11	50		ns			
IRQ (edge triggered mode)		Ğ								
Minimum time between edges	191				3		clks			
		Time	rs							
Timer input capture pulse width	200	See figure 4	All	9, 10, 11	50		ns			
TIN clock low pulse width	201				50					
TIN clock high pulse width	202				2		clks			
TIN clock cycles time	203				3	· · ·				
Clock high to TOUT valid	204					35	ns			
FRZ input setup time (to clock high) 27/	205				20					
FRZ input hold time (from clock high)	206				10					
See footnotes at end of table.										
STA MICROCIRO	NDARD	WING	SIZE A			5962-	93159			
DEFENSE SUPPLY COLUMBUS,	CENTER (	COLUMBUS		REVISION	N LEVEL	SHEET 1	3			
				1						

	TABLE	I. Electrical performance c	naracteristic	<u>s</u> - Continued.			
Test	Test no.	Test conditions $-55^{\circ}C \le T_{A} \le +125^{\circ}C  \underline{1}$	Device type	Group A subgroups	Lim	its	Unit
		$+4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq +5.5 \text{ V}$ unless otherwise specified	d		Min	Max	
		Serial communication	n port <u>29</u> /				
SPCLK clock output period	250	See figure 4	All	9, 10, 11	4	64	clks
SPCLK clock output rise/fall time	251					15	ns
Delay from SPCLK to transmit <u>28</u> /	252				0	40	
SCP receive setup time 28/	253				40		1
SCP receive hold time 28/	254				10		1
		IDL timing					
L1CLK (IDL clock) frequency <u>30</u> /	260	See figure 4	All	9, 10, 11		6.66	MHz
L1CLK width low	261				55		ns
L1CLK width high	262				60		1
L1TXD, L1RQ, SDS1-SDS2 rising falling time	263					20	
L1SY1 (sync) setup time (to L1CLK falling edge)	264				30		
L1SY1 (sync) hold time (from L1CLK falling edge)	265				50		
L1SY1 (sync) inactive before 4 <sup>th</sup> L1CLK	266				0		
L1TxD active delay (from L1CLK rising edge)	267				0	75	
L1TxD to high impedance (from L1CLK rising edge) 31/	268				0	50	
L1RxD setup time (to L1CLK falling edge)	269				50		
L1RxD hold time (from L1CLK falling edge)	270				50		
Time between successive IDL syncs	271				20		L1CLK
L1RQ valid before falling edge of L1SY1	272				1		
L1GR setup time (to L1SY1 falling edge)	273				50		ns
L1GR hold time (from L1SY1 falling edge)	274				50		
SDS1-SDS2 active delay from L1CLK rising edge	275				10	75	
SDS1-SDS2 inactive delay from L1CLK falling edge	276				10	75	
See footnotes at end of table.			•				
STAI MICROCIRC	NDARD UIT DRA	WING	SIZE A			5962	-93159
DEFENSE SUPPLY COLUMBUS, (	CENTER (	COLUMBUS		REVISION	I LEVEL	SHEET	14


	TABLE I.	Electrical performanc	e chara	cteristics	- Continued.			
Test	Test no.	Test conditions $-55^{\circ}C \le T_A \le +125^{\circ}C$	C <u>1</u> /	Device type	Group A subgroups	Lin	nits	Unit
		$+4.5 \text{ V} \leq \text{V}_{DD} \leq +5.$ unless otherwise spe				Min	Max	
		GCI tim	ning		·			·
L1CLK GCI clock 32/		See figure 4		All	9,10,11		512	kHz
frequency (normal mode) L1CLK clock period normal	280				ŀ	1800	2100	ns
mode <u>32</u> / L1CLK width low/high normal mode	281					840	1450	
L1CLK rise/fall time	282				ŀ			
normal mode <u>33/</u> L1CLK (GCI clock) period							6.668	kHz
(MUX mode) <u>32/</u> L1CLK clock period MUX	280				ŀ	150		ns
mode <u>32</u> / L1CLK width low/high	281				ŀ	55		
MUX mode L1CLK rise/fall time	282				}			
MUX mode 33/ L1SY1 sync setup time to	283				}	30		
L1CLK falling edge L1SY1 sync hold time from	284					50		
L1CLK falling edge L1TxD active delay (from	285				ŀ	0	100	
L1CLK rising edge) 34/ L1TxD active delay (from	286				ŀ	0	100	
L1SY1 rising edge) <u>34/</u> L1RxD setup time to L1CLK	287					20		
rising edge L1RxD hold time from L1CLK rising edge	288				ŀ	50		
Time between Normal successive mode	289				ŀ	64		L1CLK
L1SY1 in SCIT mode						192		
SDS1-SDS2 active delay from L1CLK rising edge 35/	290					10	90	ns
SDS1-SDS2 active delay from L1SY1 rising edge <u>35</u> /	291					10	90	
SDS1-SDS2 inactive delay from L1CLK falling edge	292				ľ	10	90	
GCIDCL (GCI data clock) active delay	293					0	50	
		PCM tir	ning					
L1CLK (PCM clock) frequency <u>32</u> /	300	See figure 4		All	9, 10, 11		6.66	MHz
L1CLK width low/high	301					55		ns
See footnotes at end of table.								
STAN MICROCIRCU	DARD JIT DRAV	VING	S	SIZE A			5962-	93159
DEFENSE SUPPLY ( COLUMBUS, O	CENTER CO	OLUMBUS			REVISION	LEVEL	SHEET	5

	TABLE	I. Electrical performanc	e characteristics	- Continued.			,
Test	Test no.	Test conditions $-55^{\circ}C \le T_A \le +125^{\circ}C$		Group A subgroups	Lir	nits	Unit
		$+4.5 \text{ V} \le \text{V}_{DD} \le +5.5$ unless otherwise spec			Min	Max	
		PCM timing —	Continued				
L1SY0-L1SY1 setup time	302	See figure 4	All	9, 10, 11	20		ns
to L1CLK falling edge L1SY0-L1SY1 hold time from L1CLK falling edge	303				40		
L1SY0-L1SY1 width low	304				1		L1CLk
Time between successive sync signals (short frame)	305				8		
L1TxD data valid after L1CLK rising edge <u>36</u> /	306				0	70	ns
L1TxD to high impedance (from L1CLK rising edge)	307				0	50	
L1RxD setup time (to L1CLK falling edge) 37/	308				20		
L1RxD hold time (from L1CLK falling edge) <u>37</u> /	309				50		
L1TxD data valid after syncs rising edge (long)	310				0	100	
36/ L1TxD to high impedance (from L1SY0-L1SY1 falling	311				0	70	
edge) (long)							
		NMSI ti					
RCLK1 and TCLK1 frequency <u>38</u> /	315	See figure 4 Internal External		9, 10, 11		5.12 6.668	MHz
RCLK1 and TCLK1 low/high	316	Internal External			70 55		ns
RCLK1 and TCLK1 rise/fall time 39/	317	Internal External				20	
TxD1 active delay from TCLK1 falling edge	318	Internal External	clock		0	40 70	
RTS1 active/inactive delay	319	Internal	clock		0	40	
from TCLK1 falling edge  CTS1 setup time to TCLK1	320	External Internal	clock		50	100	
rising edge		External			10		1
RXD1 setup time to RCLK1 rising edge	321	Internal			50 10		4
RXD1 hold time from	322	External Internal			10		1
RCLK1 rising edge <u>40</u> /		External			50		1
CD1 setup time to RCLK1 rising edge	323	Internal External	clock		50 10		
See footnotes on next sheet.		LACINA		1		l	
STAI MICROCIRO	NDARD	WING	SIZE A			5962-	93159
DEFENSE SUPPLY COLUMBUS, (	CENTER	COLUMBUS		REVISION	LEVEL	SHEET 1	6

## TABLE I. Electrical performance characteristics - Continued.

- Unless otherwise specified, all test conditions are worst case condition. Unless otherwise specified f = 16.67 MHz.
- CLKO loading is 50 pF maximum.
- CLKO skew from the rising and falling edges of EXTAL will not differ from each other by more than 1 ns, if the EXTAL rise time equals the EXTAL fall time.
- For loading capacitance of less than or equal to 50 pF, subtract 4 ns from the value given in the maximum column.
- Actual value depends on clock period.
- If test #47 is satisfied for both DTACK and BERR, test #48 may be ignored. In the absence of DTACK, BERR is a synchronous input using the asynchronous input setup time (test #47).
- For power-up, the device must be held in the reset state for 100 ms to allow stabilization of on-chip circuit. After the system is powered up test #56 refers to the minimum pulse width required to reset the processor.
- If the asynchronous input setup (test #47) requirement is satisfied to DTACK, the DTACK asserted to data setup time (test #31) requirement can be ignored. The data must only satisfy the data-in to clock low setup time (test #27) for the following clock cycle.
- When  $\overline{AS}$  and  $R/\overline{W}$  are equally loaded ("20%), subtract 5 ns from the values given in these columns.
- 10/ The device will negate BG and begin driving the bus if external arbitration logic negates BR before asserting BGACK.
- 11/ The minimum value must be met to guarantee proper operation. If the maximum value is exceeded, BG may be reasserted.
- 12/ This specification is valid only when the RMCST bit is set in the SCR register.
- 13/ Occurs on S0 of SDMA read/write access when the SDMA becomes bus master.
- 14/ DREQ is sampled on the falling edge of CLK in cycle steal and burst modes.
- 15/ If test #80 is satisfied for DREQ, test #81 may be ignored.
- 16/ BR will not be asserted while AS, HALT, or BERR is asserted. Specifications are for DISABLE CPU mode only.
- 17/ DREQ, DACK, and DONE do not apply to the SDMA channels. IDMA and SDMA read and write cycle timing is the same as that for the device core.
- 18/ If AS is negated before DS, the data bus could be three-stated(test #126) before DS is negated.
- 19/ Specifications are valid only when SAM = 1 in the SCR.
- 20/ For loading capacitance less than or equal to 50 pF, subtract 4 ns from the maximum value given.
- 21/ This specification is valid only when the ADCE or WPVE bits in the SCR are set.
- 22/ Tests #172-178 do not have diagrams. However, similar diagrams for AS are shown as #25, 11, 13, 14, 17, 20A, and 29, respectively.
- 23/ The minimum value must be met to guarantee write protection operation.
- 24/ This specification is valid when the DCE or WPVE bits in the SCR are set.
- 25/ Also applies after a timeout of the hardware watchdog.
- 26/ Setup time for the asynchronous inputs IPL2 IPL0 and AVEC guarantees their recognition at the next falling edge of the clock.
- 27/ FRZ should be negated during total system reset.
- 28/ This also applies when SPCLK is inverted by CI in the SPMODE register.
- 29/ The enable signals for the slaves may be implemented by the parallel I/O pins.
- 30/ The ratio CLK/L1CLK must be greater than 2.5/1.
- $\overline{31}$ / High impedance is measured at the 30% and 70% of  $V_{DD}$  points, with the line at  $V_{DD}/2$  through 10K in parallel with 130 pF.
- 32/ The ratio CLK/L1CLK must be greater than 2.5/1.
- 33/ Schmitt trigger used on input buffer.
- $\overline{34}$ / Condition  $\overline{C_L} = 150$  pF. L1TxD becomes valid after the L1CLK rising edge or L1SY1, whichever is later.
- 35/ SDS1-SDS2 become valid after the L1CLK rising edge or L1SY1, whichever is later.
  36/ L1TxD becomes valid after the L1CLK rising edge or the sync enable, whichever is later, if long frames are used.
- 37/ Specification valid for both sync methods.
- 38/ The ratio CLK/TCLK1 and CLK/RCLK1 must be greater than 2.5/1 for external clock. For internal clock the ratio must be greater than 3/1 (the input clock to the baud rate generator may be either CLK or TIN1), in both cases the maximum frequency is limited to 16.67 MHz. In asynchronous mode (UART), the bit rate is 1/16 of the clock rate.
- 39/ Schmitt triggers used on input buffers.
- 40/ Also applies to CD hold time when CD is used as an external sync in BISYNC or totally transparent mode.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93159
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 17



Symbol	Millim	neters	Inc	hes
	Min	Max	Min	Max
Α	3.94	4.52	.155	.178
<b>A</b> 1	0.50	1.00	.019	.039
b	0.204	0.292	.0080	.0115
С	0.13	0.20	.005	.008
D	21.85	22.86	.860	.900
E	21.85	22.86	.860	.900
е	0.64	BSC	.025	BSC
e1	20.32	REF	.800	REF
HD	27.23	27.63	1.072	1.088
HE	27.23	27.63	1.072	1.088
L	0.51	0.76	.020	.030

# NOTES:

- The preferred unit of measurement is millimeters. However, this item was designed using inch-pound units of measurement. In case of problems involving conflicts between the metric and inch-pound units, the inch-pound units shall
- Dimensions D and E define maximum ceremic body dimensions including glass protrusion and mismatch of ceremic body top and bottom.
- Datum plane -W- is located at the underside of leads where leads exit package body.

  Datum X-Y and Z to be determined where center leads exit package body at datum -W-.
- Dimensions HD and HE to be determined at seating plane, datum -T-.
- Dimensions D and E to be determined at datum plane -W-.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93159
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 19

Device type					All				
Case outline					Х				
Pin number	Pin name	Pin number	Pin name	Pin number	Pin name	Pin number	Pin name	Pin number	Pin name
A1	A14	C2	A13	E11	CD2	J12	NC	МЗ	TIN2
<b>A</b> 2	<b>A</b> 21	C3	<b>A</b> 17	E12	SDS2	J13	DISCPU	M4	$V_{DD}$
АЗ	A22	C4	GND	E13	RXD3	K1	CS0	M5	IACK7
A4	GND	C5	A23	F1	GND	K2	RMC	M6	ĀS
<b>A</b> 5	D15	C6	D14	F2	A4	КЗ	IAC	M7	GND
A6	D12	<b>C</b> 7	D11	F3	<b>A</b> 5	K4	PB9	M8	CLKO
A7	GND	C8	$V_{DD}$	F11	TXD3	K5	WDOG	M9	BERR
A8	D9	C9	D4	F12	RCLK3	K9	DTACK	M10	BR
<b>A</b> 9	D7	C10	D1	F13	TCLK3	K10	$V_{DD}$	M11	BGACK
A10	D6	C11	CD1	G1	A1	K11	TXD1	M12	BG
A11	GND	C12	RCLK2	G2	АЗ	K12	RTS1	M13	RTS3
A12	D3	C13	RTS2	G3	A2	K13	BUSW	N1	PB10
A13	RXD1	D1	<b>A</b> 7	G11	PA12	L1	CS2	N2	TIN1
B1	A11	D2	GND	G12	DREQ	L2	PB11	N3	ĪACK1
B2	A18	D3	A12	G13	GND	L3	GND	N4	GND
В3	A19	D4	A15	H1	FC0	L4	TOUT1	N5	UDS
B4	A20	D5	A16	H2	$V_{DD}$	L5	ĪACK6	N6	R/w
B5	$V_{DD}$	D9	RXD2	НЗ	FC1	L6	LDS	N7	EXTAL
B6	D13	D10	CTS1	H11	FRZ	L7	XTAL	N8	V <sub>DD</sub>
B7	D10	D11	TCLK2	H12	DONE	L8	ĪPL0	N9	ĪPL1
B8	D8	D12	GND	H13	DACK	L9	AVEC	N10	ĪPL2
B9	D5	D13	$V_{DD}$	J1	FC2	L10	NC	N11	RESET
B10	D2	E1	A6	J2	CS1	L11	BCLR	N12	HALT
B11	D0	E2	A8	J3	GND	L12	TCLK1	N13	RCLK1
B12	CTS3	E3	A9	J4	PB8	L13	CD3		
B13	CTS2	E4	$V_{DD}$	J10	GND	M1	CS3		
C1	A10	E10	TXD2	J11	BRG1	M2	TOUT2		


FIGURE 2. <u>Terminal connections</u>.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93159
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 20


Device type	All								
Case outline	Υ								
Pin number	Pin name	Pin number	Pin name	Pin number	Pin name	Pin number	Pin name	Pin number	Pin name
1	A1	28	$V_{DD}$	55	RCLK2	82	RCLK1	109	IACK6
2	A2	29	GND	56	TCLK2	83	$V_{DD}$	110	ĪACK1
3	АЗ	30	D15	57	GND	84	GND	111	TIN1
4	GND	31	D14	58	CTS2	85	DTACK	112	$V_{DD}$
5	A4	32	D13	59	RTS2	86	BCLR	113	TOUT1
6	<b>A</b> 5	33	D12	60	CD2	87	BG	114	TIN2
7	A6	34	GND	61	SDS2	88	BGACK	115	TOUT2
8	<b>A</b> 7	35	D11	62	V <sub>DD</sub>	89	NC	116	GND
9	A8	36	D10	63	RXD3	90	BR	117	WDOG
10	A9	37	D9	64	TXD3	91	HALT	118	PB8
11	A10	38	D8	65	RCLK3	92	RESET	119	PB9
12	A11	39	$V_{DD}$	66	TCLK3	93	AVEC	120	PB10
13	GND	40	D7	67	GND	94	BERR	121	PB11
14	A12	41	D6	68	PA12	95	ĪPL2	122	IAC
15	A13	42	D5	69	DREQ	96	ĪPL1	123	RMC
16	A14	43	D4	70	DACK	97	ĪPL0	124	CS3
17	A15	44	GND	71	DONE	98	CLKO	125	CS2
18	$V_{DD}$	45	D3	72	FRZ	99	V <sub>DD</sub>	126	GND
19	A16	46	D2	73	DISCPU	100	EXTAL	127	CS1
20	<b>A</b> 17	47	D1	74	BUSW	101	XTAL	128	<del>CS0</del>
21	A18	48	D0	75	NC	102	GND	129	FC2
22	A19	49	CTS3	76	BRG1	103	R/w	130	FC1
23	GND	50	CD1	77	CD3	104	ĀS	131	$V_{DD}$
24	A20	51	CTS1	78	RTS3	105	LDS	132	FC0
25	A21	52	RXD1	79	RTS1	106	UDS		
26	A22	53	RXD2	80	TXD1	107	GND		
27	A23	54	TXD2	81	TCLK1	108	ĪACK7		


FIGURE 2. <u>Terminal connections</u> - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93159
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 21












## READ CYCLE TIMING

# NOTES:

- 1. BR needs fall at the same time only to ensure being recognized at the end of the bus cycle.
- 2. Set up time for the asynchronous inputs IPL2 IPL0 guarantees their recognition at the next falling edge of clock.
- 3. Timing measurement are referenced to and from a low voltage of 0.8 V and a high voltage of 2.0 V, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall is linear between 0.8 V and 2.0 V.

FIGURE 4. Timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93159
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 26




# WRITE CYCLE TIMING


## NOTES:


- Because of the loading variations, R/ W may be valid after AS even though both are initiated by the rising edge of S2 (#20A).
- 2. Timing measurement are referenced to and from a low voltage of 0.8 V and a high voltage of 2.0 V, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall is linear between 0.8 V and 2.0 V.


FIGURE 4. Timing waveforms - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93159
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 27






































### 4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

# 4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the functionality of the device. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- c. Subgroup 4 (C<sub>IN</sub> measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance. A minimum sample of 5 devices with zero failures shall be required.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - a. Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - b.  $T_A = +125^{\circ}C$ , minimum.
  - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93159
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 42

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			
Final electrical parameters (see 4.2)	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>2</u> /
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	2, 8A, 10	2, 8A, 10	2, 8A, 10
Group D end-point electrical parameters (see 4.4)	2, 8A, 10	2, 8A, 10	2, 8A, 10
Group E end-point electrical parameters (see 4.4)			

<sup>1/</sup> PDA applies to subgroup 1.

- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
  - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

### 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

## 6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93159
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 43

<sup>2/</sup> PDA applies to subgroups 1 and 7.

- 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA , Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331.
  - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93159
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 44

## STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 98-12-11

Approved sources of supply for SMD 5962-93159 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9315901QXA	18778	TS68302MR1B/C16
5962-9315901QXC	18778	TS68302MRB/C16
5962-9315901QYA	18778	TS68302MAB/C16

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- <u>Z</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGEVendor namenumberand address

18778 Thomson Components and Tubes Corporation

40G Commerce Way Totowa, NJ 07511

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.