CXA1496AQ

10-bit 20MSPS A/D Converter

Description

The CXA1496AQ is a 10-bit 20MSPS 2-step parallel type A/D converter for video signal processing.

This A/D converter operates on a dual ±5V power supply. The external addition of sample and hold, reference power supply and clock timing circuits permit the conversion of analog signals into digital signals.

Features

Maximum operating frequency
 Integral linearity error
 Differential linearity error
 Low power consumption
 Wide band analog input
 20MHz (Min.)
 10-bit ± 1.5LSB
 10-bit ± 1LSB
 10mW (Typ.)
 10MHz


Low input capacity 150pF (Typ.)
 Built-in digital correction

(Compensation within a range of ± 16LSB)

TTL input (CLK only: ECL LIKE)
TTL output (3-state control)

Output code

Binary/2S complement/
1S complement



Function


10-bit 20MSPS 2-step parallel type A/D converter

Structure

Bipolar silicon monolithic IC

Applications

High resolution video signal processing



3

Absolute Maximum Ratii	ngs (Ta=25	℃)				
Supply voltage	DVcc1		0 to +6		٧	
Cupply timege	DVcc2			V V		
	AVEE		0 to6			
	DVEE		0 to –6		٧	
Analog input voltage	VINH		AVEE to AGNI	D+0.3	٧	
- ,a	VINL		AVEE to AGNI	D+0.3	٧	
Reference voltage	VRT		AVEE to AGNI	D+0.3	٧	
- 110.0.0.0g	VRB		AVEE to AGN		٧	
Digital input voltage	CLK	D	GND1-0.5 to	DVcc1	٧	
	MINV	D	GND1-0.5 to	DVcc1	٧	
	LINV	C	GND1-0.5 to	DVcc1	٧	
	PS		GND1-0.5 to	DVcc1	٧	
	ENABLE		XGND1-0.5 to	DVcc1	٧	
Storage temperature	Tstg		-65 to 15	0	С	
Operating Conditions						
Supply voltage		Min.	Тур.	Max.	Unit	
- ,,,	DVcc1	+4.75	+5	+5.25	٧	
	DVcc2	+4.75	+5	+5.25	V	
	DGND1		0		٧	
	DGND2		0		٧	
	DGND3		0		٧	
	DGND4		0		٧	
	AVF	+0.5	+0.7	+0.9	V	
	AVEE	-5.25	-5	-4 .75	V	
	DVEE	-5.25	-5	4 .75	٧	
 Analog input voltage 	VINH	-2		0	٧	
•	VINL	-2		0	٧	
Reference voltage	VRT	-0.1	0	+0.1	V	
-	VRB	-2.1	-2.0	-1.9	٧	
 Digital input voltage (MINV, 	LINV, PS, E	NABLE)				
-	DIN (H)	+2			٧	
	DIN (L)			+0.5	٧	
 Digital input voltage (CLK) 	DIN(H)	DVcc1-1	DVcc1-0.8		٧	
•	DIN(L)		DVcc1-1.6	DVcc1-1.4	V	
Clock width	tрwн	25			ns	
	t PWL	25			ns	
 Operating temperature 	Topr	20		+75	℃	

Pin Description

Pin No.	Symbol	1/0	Pin voltage	Equivalent circuit	Description					
1 to 5 8 to 12	D0 to D9	0		320 Dvcc 2 20K	Digital output pins D0 (LSB) to D9 (MSB)					
46	UNDER	0	TTL							
47	OVER	0		DVEE	Overflow output pin					
15	DVcc1		+5V							
45	DVcc2		(Ratings)		Digital power supply					
16	DGND1		GND		Digital ground					
18	DGND2									
26	DGND3		GND		Digital ground					
25	DGND4									
17	DVEE		-5V		Digital negative power supply					
44	AVEE				Analog negative power supply					
20	LINV	I	ΤΤL		This input pin can invert the form of the output from D0 (LSB) to D8. In open condition this pin turns to High level input. (For details, refer to the output formula chart.)					
21	MINV	I	ΤΤL	ENABLE 29 NO S S S S S S S S S S S S S S S S S S	This input pin can invert the form of the output from D9 (MSB). In open condition this pin turns to High level input. (For details, refer to the output formula chart.)					
23	ENABLE	ı	TTL		3-state control pin. Turns to enable when low is input. In open condition this pin turns to High level input.					
24	PS	ı	TTL		Power save input pin. In open condition this pin turns to High level input.					

Pin No.	Symbol	1/0	Pin voltage	Equivalent circuit	Description					
22	CLK	1	ECL LIKE	OVECT	Clock input pin					
29	VREFTS		GND		Reference voltage sense pin (Top)					
30	VREFT	. I	GND	VREFTS (3)	Reference voltage force pin (Top)					
31	VREF1		-0.5V	VREF1 (3) VREF2 (3) VREF3 (3) VREFB (9)						
32	VREF2		-1.0V	<u> </u>						
33	VREF3		-1.5V	V REFBS ③ ₩						
34	VREFB	i	0)/	AVE E	Reference voltage force pin (Bottom)					
35	VREFBS		-2V	Reference voltag sense pin (Botton						
39	VINL	1	-2V to 0V	VINL AVE	Analog input pin (Lower comparator input pin)					

		٠
ш	•	1
	L	٩
T	•	1

Pin No.	Symbol	1/0	Pin voltage	Equivalent circuit	Description
40	VINH	1	−2V to 0V	VINN REF	Analog input pin (Upper comparator input pin)
42	AVF		+0.7V		Analog power supply

Electrical Characteristics

(Ta=25 °C , DVcc1, 2=5V, DGND1 to 4=0V, AVF=0.7V, AVEE, DVEE=~5V, VRB=-2V, VRT=0V)

Item	Symbol		Cor	Min.	Тур.	Max.	Unit	
Resolution	n			10	10	10	bit	
DC characteristics								
Integral linearity error	EIL	Fc=2	OMSPS		1.5		1.5	LSB
Differential linearity error	EDL	VIN=C	to -2V		-1		+1	LSB
Analog input								
Analog input current	lin	Vm=0)		0	25	100	μA
Analog input capacity	Cin	VIN=	-1V+0.07 ¹	/rms		150		pF
Analog input band width	BW	-1dB	down			10	<u> </u>	MHz
Reference voltage input								
Reference current	Reference current IREF						12	mA
Reference resistance	RREF	RREF				200	240	Ω
	Еот				3	13	23	mV
Offset voltage	Еов				2	12	22	mV
Reference voltage 1	VREF1				-0.55	-0.5	- 0.45	V
Reference voltage 2	VREF2				-1.05	-1.0	- 0.95	٧
Reference voltage 3	VREF3				-1.55	-1.5	1.45	V
Digital input								
Digital input voltage H	ViH				2			V
Digital input voltage L	VIL						0.5	V
Digital input current 1H	limi	*1		ViH=DVcc1-0.8V	-10	0.5	+10	μA
Digital input current 1L	lıLı] [DVcc1	VIL=DVcc1-1.6V	-1	0	+1	μΑ
Digital input current 2H	liH2	*2	Max.	ViH=2.7V	-10	0	+10	μΑ
Digital input current 2L	lıL2]		VIL=0.5V	-20	-10	0	μA
Digital input capacity						5		pF

Symbol	Conditions	Min.	Typ	Max	Unit
		I	.,,,,	1	1 0
Fc		20	I —		MSPS
tpwn					
tpwL	1				ns
tsн	*3			 	ns
tsı				 	ns
torn	*3 CL=20pE	16	<u> </u>	42	ns
tone	*5				ns
tpuz					ns
tPLZ	*4	<u> </u>			ns
tрzн	*6	<u> </u>			ns
tezu					ns
I		1 40	150	500	ns
Voн	Ioн≕–500 ⊔ A	27	2.4		V
Vol	lou=3mA		3.4	0.5	V
loz	*6	-20			<u> </u>
L		-20		20	μΑ
DG	NTSC 40IPE mod rome	Т	0.5		%
DP	Fc=14.3MSPS	 			
	Fc=20MHz Fin=1kHz				deg dB
SNR					dB
	Fc=20MHz Fin=10MHz		45		dB
	FC tpwh tpwL tsH tsL tolH tDHL tphZ tplZ tpZH tpZL VOH VOL loz DG DP	FC tpwH tpwL tsH tsL tsL tolH *3 CL=20pF *5 tpHZ tpHZ tpHZ tpZH *6 tpZL VoH loH=-500 μ A VoL loL=3mA loz *6 DG NTSC 40IRE mod ramp, FC=14.3MSPS FC=20MHz Fin=1kHz FC=20MHz Fin=1MHz	FC	FC	FC

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Power supply						
		DVcc1=5V	3	6	10	mA
DVcc1 current	lovect	At power saving	3	5	11	mA
		DVcc2=5V	0	2	5	mA
DVcc2 current	IDVCC2	At power saving	0	2	4	mA
		DGND3=0V	2	3	5	mA
DGND3 current	IDGND3	At power saving	0	0	0.1	mA
		DGND4=0V	2	3	5	mA
DGND4 current	IDGND4	At power saving	0	0	0.1	mA
		DVEE=-5V	-50	-33	-25	mA
DVEE current	IDVEE	At power saving	-12	-3	-2	mA
	IAVEE	AVEE=-5V	-26	-16	-12	mA
AVEE current/AVF current	IAVE	At power saving	-10	-5	0	mA
Power Consumption (IDVCC1+IDVCC2+ IDVEE + IAVEE)		DVcc1, DVcc2=5V DGND1, DGND2, DGND3, DGND4=0V AVF=0.7V DVEE, AVEE=-5V	40	57	80	mA
		At power saving	5	15	37	mA

^{*1} CLK input

^{*2} MINV, LINV, ENABLE, PS inputs

^{*3} See Timing Diagram (1)


^{*4} See Timing Diagram (2)


^{*5} Load is at the Bi-state Totem-Pole output delay time test load circuit

^{*6} Load is at the 3-state output test load circuit

3

Bi-state Totem-Pole Output Delay Time Test Load Circuit






Test Conditions	S1	S2
tezu	Close	Open
tрzн	Open	Close
tPLZ tPHZ	Close	Close

Note 1) CL includes the probe capacitance and the floating capacitance of the test circuit. Note 2) All diodes use 1S2076.

Error Rate Testing Circuit



Notes on Operation

- Analog ground (Analog ground on PCB)
 Keep analog ground surface on PCB as wide as possible with impedance and resistance as low as possible.
- Digital ground (DGND1, DGND2, DGND3, DGND4)
 Upon mounting to PCB keep ground surface as wide as possible with impedance and resistance as low as possible.
 Moreover, a common analog and digital ground immediately near ADC will help obtain characteristics smoothly.
- Digital positive power supply (DVcc1, DVcc2)
 Connect to the digital ground with a ceramic capacitor over 0.1 μF and as close to the pins as possible.
- 4. Analog positive power supply (AVF)
 As the standard circuit example shown in p.16, make it about +0.7V by connecting to the analog ground with a diode and +5V with a pull-up resister respectively.
 Connect to the analog ground on PCB with a ceramic capacitor over 0.1 μF as close to the pin as possible.
- Analog negative power supply (AVEE)
 Connect to the analog ground on PCB with a ceramic capacitor over 0.1 μF as close to the pin as possible.
- Digital negative power supply (DVεE)
 Connect to the digital ground with a ceramic capacitor over 0.1 μF as close to the pin as possible.
 When Vεε is divided into digital and analog, there is continuity because of approx. 4Ω resistance between the two inside the IC.

Accordingly, if an excessive potential difference (more than 100mV) is applied continuously, this may destroy the IC. To prevent the IC destruction, connect AVEE and DVEE with a inductance having good high frequency characteristics. Prevent noise mixing and the generation of potential difference between analog and digital.

Reference voltage (VREFTS, VREF1, VREF1, VREF3, VREFB, VREFBS)
 These pins provide reference voltage to upper and lower comparators. Voltage between Pins VREFT and VREFB corresponds to input dynamic range.

There is a 200Ω resistance between VREFT and VREFB. By applying 2V to both pins a current of about 10mA flows. When the reference voltage is destabilized by the clock, ADC characteristics are adversely affected. Connect Pins VREFT and VREFB to the analog ground on PCB by means of a tantalum capacitor over 10 μ F and a ceramic capacitor over 0.1 μ F respectively. Also, connect each of VREF1, VREF2 and VREF3 pins to the analog ground on PCB using a ceramic capacitor over 0.1 μ F. This will provide stability to the characteristics of high frequency. Strictly speaking on reference voltage pins VREFT side and VREFB side there is a respective about 15mV offset. When there is no problem with the usage of those offset voltages, voltage is applied directly to VREFT, VREFB. In case the reference voltage is to be strictly applied, adjust to obtain an offset voltage of 0V, keeping Pins VREFTS and VREBS as sense pins and Pins VREFT and VREFB as force pins to form a feedback loop circuit.

For details, see Application Circuit.

Analog input

(VINH, VINL)

VINH is the input pin for the upper comparator while VINL is the input pin for the lower comparator.

Keep the input signal level within the level between VREFT and VREFB.

As this IC's analog input capacitance stands at about 150pF, it is necessary to drive with an buffer amplifier having sufficient driving capability. Also, when driving is done with the buffer amplifier of a low output impedance, as ADC input capacitance is large, ringing is generated and settling time grows longer. Here a small resistance of about 5 to 30Ω is connected in series between the buffer amplifier and each of ADC's VINH and VINL pins, as a dumping resistance. This eliminates ringing and shortens settling time. Also keep wiring between buffer amplifier and ADC as short as possible.

9. Clock input

(CLK)

ECL LIKE input. Adds the signal of Vcc1 (5V) -0.8V at high level and Vcc1 (5V) -1.6V at low level.

Clock line wiring should be the shortest possible while distanced from other signal lines to avoid affecting them.

This IC is of the serial parallel type ADC. Accordingly an external sample and hold circuit (SH) is necessary. However the timing between this SH circuit output waveform (ADC analog input waveform) and the ADC clock timing requires attention. In the relation between ADC clock and the ADC analog input signal, with the timing Th of the rising edge of ADC clock, the upper comparator compares the input signal and the reference voltage to latch the results. After that, with the timing Tt of the falling edge of ADC clock, the lower comparator compares the input signal and reference signal to latch the results. (Strictly speaking, the sampling delay tsh is in Th and the sampling delay tst is in Tt.)

In this ADC, the lower comparator features a length of ±32mV (±16LSB) redundance in relation to the upper comparator. At the timing when the lower comparator compares input signal and reference signal to latch at the timing TL, it is necessary to have the SH output settling performed. But at the timing when the upper comparator compares input signal and reference voltage to latch at the timing TH, as long as the SH output is within the ±32mV range to the final settling value, digital correction applies, A/D conversion precisely occurs. As seen from the above, ADC clock rise and fall timing versus SH output waveform should be duly considered. For the clock High level time tewn and Low level time tewn, set to a value in excess of the time indicated for the respective operating conditions.

Output data is output synchronously with the clock rising edge. For details on timing, refer to Timing Diagram.

10. MINV input

(MINV)

Digital output polarity inversion control pin of D9 (MSB).

TTL input. At open, turns to High level input.

For correspondence with analog input voltage and output data code, refer to the Output Formula Chart.

11. LINV input

(LINV)

Digital output polarity inversion control pin of D8 to D0 (LSB).

TTL input. At open, turns to High level input.

For correspondence with analog input voltage and output data code, refer to the Output Formula Chart.

12. 3-state

(ENABLE)

3-state control pin of digital output (D0 to D9, UNDER, OVER).

TTL input. At open, turns to High level input. At that time digital output turns all to high impedance.

13. Power save input

(PS)

Power save control pin of internal circuit.

TTL input. At open, turns to High level input. To set to power save mode, turn both Pins PS and ENABLE to High level input.

14. Digital output

(D0 to D9)

Output pin of D9 (MSB) to D0 (LSB).

TTL output.

Output data polarity inversion is executed by means of MINV and LINV signals. Can output in binary, 1S complement and 2S complement.

Also, by turning ENABLE signal to High level, the output can be turned into high impedance output. For correspondence with analog input voltage and output data code, refer to Output Formula Chart. For the timing, refer to Timing Chart.

15. Overflow output

(OVER)

When the input signal exceeds VREFT, overflow signal is output.

MINV and LINV have no effect on this pin.

Also by turning ENABLE signal to High level, the output can be turned into high impedance output. For correspondence with analog input voltage and output data code, refer to Output Formula Chart. For the timing, refer to Timing Chart.

16. Underflow chart

(UNDER)

When the input signal turns below VREFB, underflow signal is output.

MINV and LINV have no effect on this pin.

Also by turning ENABLE signal to High level, the output can be turned into high impedance output. For correspondence with analog input voltage and output data code, refer to Output Formula Chart. For the timing, refer to Timing Chart.

(OPEN)


			3210UF (LSB)	11110	11100	11010	11000		11110		01000	00110	00100	00010	00001
0	0	0	0F9876543210UF (MSB) (LSB)	111111111110	01111111100	011111111010	01111111000	•••	0011111111110		0000000000000	00000000110	000000000000	000000000000	000000000000
0	0	1 (OPEN)	0F9876543210UF (MSB) (LSB)	110000000000	01000000010	01000000100	01000000110		0000000000000		0011111110110	001111111000	001111111010	001111111100	001111111111
0	1 (OPEN)	0	0F9876543210UF (MSB) (LSB)	10111111110	00111111100	001111111010	001111111000		01111111110		010000001000	01000000110	01000000100	01000000010	010000000010
0	1 (OPEN)	1 (OPEN)	0F9876543210UF (MSB) (LSB)	100000000000	000000000000	00000000100	0000000110	•••	010000000000	•••	0111111110	011111111000	011111111010	01111111100	011111111111
Щ				0	-	8	၈		512		1019	1020	1021	1022	1023
ENABLE	WIN	LINV	ООТРОТ	8				•••							-2\

... N

... 7 7 7 7 7

OF: OVER FLOW UF: UNDER FLOW 0: VOLTAGE LEVEL-LOW 1: VOLTAGE LEVEL-HIGH 2: HIGH IMPEDANCE


Timing Diagram (1)



Th is the timing of latching result for the comparation of Vin and Vier the upper comparators. This the timing of latching result for the comparation of Vin and Vier in the lower comparators.

3

Timing Diagram (2)




Voltage waveform of 3-state enable and disable time * (* Enable time=tpzt/tpzh Disable time=tptz/tphz)

Note) Waveform 1 indicates the output waveform when internal conditions are set to obtain a low level output, with the exception of when output is disabled by means of the ENABLE signal.

Waveform 2 indicates the output waveform when internal conditions are set to obtain a high level output, with the exception of when output is disabled by means of the ENABLE signal.

Standard Circuit



3

Package Outline

Unit: mm

48pin QFP (Plastic) 0.7g

