

RoHS Compliant Product
A suffix of "C" specifies halogen & lead-free

DESCRIPTION


These miniature surface mount MOSFETs utilize a high cell density trench process to provide low $R_{DS(on)}$ and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

FEATURES


- Low $R_{DS(on)}$ provides higher efficiency and extends battery life.
- Low thermal impedance copper leadframe SOP-8 saves board space.
- Fast switching speed.
- High performance trench technology.

PACKAGE INFORMATION

Package	MPQ	LeaderSize
SOP-8	2.5K	13' inch



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	5.80	6.20	H	0.35	0.49
B	4.80	5.00	J	0.375	REF.
C	3.80	4.00	K	45°	
D	0°	8°	L	1.35	1.75
E	0.40	0.90	M	0.10	0.25
F	0.19	0.25	N	0.25	REF.
G	1.27	TYP.			



MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Ratings		Unit
Drain-Source Voltage	V_{DS}	-30		V
Gate-Source Voltage	V_{GS}	± 25		V
Continuous Drain Current ¹	$I_D @ T_A = 25^\circ\text{C}$	-11.5		A
	$I_D @ T_A = 70^\circ\text{C}$	-9.3		A
Pulsed Drain Current ²	I_{DM}	± 50		A
Continuous Source Current (Diode Conduction) ¹	I_S	-2.1		A
Total Power Dissipation ¹	$P_D @ T_A = 25^\circ\text{C}$	3.1		W
	$P_D @ T_A = 70^\circ\text{C}$	2.3		W
Operating Junction & Storage Temperature Range	T_J, T_{STG}	$-55 \sim 150$		°C
Thermal Resistance Ratings				
Thermal Resistance Junction-Case (Max.) ¹	$t \leq 5 \text{ sec}$	$R_{\theta JC}$	25	°C / W
Thermal Resistance Junction-Ambient (Max.) ¹	$t \leq 5 \text{ sec}$	$R_{\theta JA}$	50	°C / W

Notes:

1 Surface Mounted on 1" x 1" FR4 Board.

2 Pulse width limited by maximum junction temperature.

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	-30	-	-	V	$V_{GS} = 0\text{V}$, $I_D = -250\mu\text{A}$
Gate Threshold Voltage	$V_{GS(\text{th})}$	-1	-	-	V	$V_{DS} = V_{GS}$, $I_D = -250\mu\text{A}$
Gate-Body Leakage Current	I_{GSS}	-	-	± 1	μA	$V_{DS} = 0\text{V}$, $V_{GS} = \pm 25\text{V}$
Zero Gate Voltage Drain Current	I_{DSS}	-	-	-1	μA	$V_{DS} = -24\text{V}$, $V_{GS} = 0\text{V}$
		-	-	-5	μA	$V_{DS} = -24\text{V}$, $V_{GS} = 0\text{V}$, $T_J = 55^\circ\text{C}$
On-State Drain Current ¹	$I_{D(\text{on})}$	-50	-	-	A	$V_{DS} = -5\text{V}$, $V_{GS} = -10\text{V}$
Drain-Source On-Resistance ¹	$R_{DS(\text{ON})}$	-	-	13	$\text{m}\Omega$	$V_{GS} = -10\text{V}$, $I_D = -11.5\text{A}$
		-	-	19		$V_{GS} = -4.5\text{V}$, $I_D = -9.3\text{A}$
Forward Transconductance ¹	g_{fs}	-	29	-	S	$V_{DS} = -15\text{V}$, $I_D = -11.5\text{A}$
Diode Forward Voltage	V_{SD}	-	-0.8	-	V	$I_S = 2.5\text{A}$, $V_{GS} = 0\text{V}$
Dynamic ²						
Total Gate Charge	Q_g	-	25	-	nC	$I_D = -11.5\text{A}$ $V_{DS} = -15\text{V}$ $V_{GS} = -5\text{V}$
Gate-Source Charge	Q_{gs}	-	11	-		
Gate-Drain Charge	Q_{gd}	-	17	-		
Input Capacitance	C_{iss}	-	2300	-	pF	$V_{DS} = -15\text{V}$ $V_{GS} = 0\text{V}$ $f = 1\text{MHz}$
Output Capacitance	C_{oss}	-	600	-		
Reverse Transfer Capacitance	C_{rss}	-	300	-		
Turn-On Delay Time	$T_{d(\text{on})}$	-	15	-	nS	$V_{DD} = -15\text{V}$ $I_D = -1\text{A}$ $V_{GEN} = -10\text{V}$ $R_L = 6\Omega$
Rise Time	T_r	-	13	-		
Turn-Off Delay Time	$T_{d(\text{off})}$	-	100	-		
Fall Time	T_f	-	54	-		

Notes:

- 1 Pulse test : PW $\leq 300\mu\text{s}$ duty cycle $\leq 2\%$.
- 2 Guaranteed by design, not subject to production testing.