


Hard Disk Parallel to Serial Converter

FEATURES

- ☐ Single +5 Volt Power Supply
- ☐ Double Buffered
 ☐ Byte Strobe Outputs
- ☐ 5 Mbit Data Rate
- Parallel In/Serial Out
- ☐ 20 Pin DIP
- ☐ n-Channel COPLAMOS® Silicon Gate Technology


PIN CONFIGURATION



GENERAL DESCRIPTION

The HDC 1100-05 converts bytes of parallel data to a serial data stream for writing to disk memories or other serial devices. Parallel data is entered via the D0-D7 lines. A synchronous byte counter is used to signify that 8 bits of data

have been shifted out and that the 8 bit latch is ready to be reloaded. The double buffering of the data permits another byte to be loaded while the previous byte is in the process of being shifted.



DESCRIPTION OF PIN FUNCTIONS

PIN NUMBER	SYMBOL	NAME	FUNCTION				
1-8	D0-D7	DATA 0-DATA 7	8 bit parallel data inputs (bit 7 = MSB).				
9	SHFCLK	SHIFT CLOCK	Inverted copy of WCLK (pin 12) which is active when ENABLE (pin 19) is at a logic 0.				
10	V _{ss}	GROUND	GROUND.				
11	DCLK	DATA CLOCK	Active low input signal resets the BDONE (pin 16) latch. The low-to-high (trailing edge) clocks the input data into the internal 8 bit latch.				
12	WCLK	WRITE CLOCK	The high-to-low (1) edge of this clock signal is used to shift the data out serially. The low-to-high (1) edge is used to update the internal byte counter (modulo 8).				
13	LD	LOAD	This active low signal indicates that the Byte Counter i being preset to 1. Normally left open by the user.				
14	SHFCLK	SHIFT CLOCK	Delayed copy of WCLK (pin 12) which is active when EN (pin 19) is at a logic 0.				
15	DOUT	DATA OUT	Serial data output enabled by EN (pin 19).				
16	BDONE	BYTE DONE	This output signal is forced to a logic 1 whenever 8 bits of data have been shifted out. BDONE remains in this state unless reset by the loading of another byte of data.				
17	TEST	TEST INPUT	This pin must be left open by the user.				
18	NC NC	No Connection	NO CONNECTION				
19	ĒN	ËNABLE	This active low signal enables DOUT, SHFCLK, SHFCLK, and BDONE outputs. When high, these output signals are in a high impedance state.				
20	V _{cc}	V _{cc}	+ 5 power supply input.				

OPERATION

Prior to loading the HDC 1100-05, it is recommended that 00H (or FF) be loaded into the input buffers to ensure that DOUT is at a fixed level. EN (pin 19) is set to a logic 0 to enable the device outputs.

Data is entered on the D0-D7 input lines and is strobed into the data latches on the rising edge of DCLK (pin 11). DCLK also resets BCONE (pin 16). The first BDONE that comes up simply means that the HDC 1100-05 is ready to accept another byte of data and that the previous byte entered is in the process of being shifted out. If the BDONE is serviced prior to every 8th WRITE CLOCK pulse the output data will represent a contiguous block of the bytes entered. Due to the asynchronous nature of the HDC 1100-05, the input data will be available in serial form at the output anywhere from 8 to 16 write clock cycles later.

Data is shifted out on the high-to-low transition of the WCLK (pin 12). The low-to-high transition of WCLK increments a byte counter which in turn sets the BDONE signal high after 8 bits of data have been shifted out. The low-to-high tran-

sition of BDONE also causes the loading of the data buffer into the shift register. The data buffer is now ready to be reloaded with the next byte.

The loading of the next byte automatically clears the BDONE signal. The entire process as outlined above is repeated. BDONE always needs to be serviced within 8 WCLK cycles unless the next byte to be transmitted is the same as the previous byte.

Four signals, BDONE, DOUT, SHFCLK, and SHFCLK, can be placed in a high impedance state of setting EN (pin 19) to a logic 1. Likewise, EN must be at a logic 0 in order for these signals to drive any external device.

The TEST pin is internally OR'd with the counter output to produce the LD (pin 13) signal. This is used to inhibit the bit counter by external means for test purposes. It is recommended that TEST be left open by the user. An internal pullup register is tied to this pin to satisfy the appropriate logic level required for proper device operation.

MAXIMUM GUARANTEED RATINGS*

Operating Temperature Range	
Operating remperature hange	_ 55° to ± 150°C
Storage Temperature Range	± 300°C
Lead Temperature (soldering, 10 sec.)	±7.0V
Positive Valtage on any I/O Pin, with respect to ground	
Negative Voltage on any I/O Pin, with respect to ground	.,
Power Dissipation	1.0 Wall

^{*}Stresses above those listed may cause permanent damage to the device. This is a stress rati.

DC ELECTRICAL CHARACTERISTICS: $T_A = 0^{\circ}C$ to $50^{\circ}C$; $V_{cc} = +5V \pm 10\%, V_{ss} = 0V$

SYMBOL	PARAMETER	MIN	TYP1	MAX	UNIT	CONDITIO
V _{IL} V _{OH} V _{OL} V _{OH} V _{CC} Icc	Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage Supply Voltage Supply Current	-0.2 2.4 2.4 4.5	5.0	0.8 0.4 5.5 100	V V V V mA	$I_{OL} = 3.2 \text{ mA}$ $I_{OH} = -200 \mu\text{A}$ All Outputs Open

AC ELECTRICAL CHARACTERISTICS: $T_{A}=0^{\circ}C$ to $50^{\circ}C$; $V_{CC}=+5V~\pm~10\%, V_{SS}=0V$

SYMBOL	PARAMETER	MIN	TYP1	MAX	UNIT	CONDITION
t _{wc}	WCLK frequency DCLK pulse width	50		5.25	MHZ nsec	
t _{os} t _{oн}	Data set-up w.r.t. ↑ DCLK Data hold time w.r.t. ↑ DCLK ↓ DCLK to ↓ BDONE	30 30		130	nsec nsec nsec	EN = 0
t _{во} t _{во}	↓ WCLK to DOUT ↓ WCLK to ↓ SHFCLK			130 75	nsec nsec	EN = 0 EN = 0
t _{es} t _{we}	↓ WCLK to ↑ SHFCLK ↑ WCLK to ↑BDONE	75		70 180 25	nsec nsec nsec	EN = 0
t _{es} t _{o∟}	↓ EN to BDONE, DOUT SHFCLK ACTIVE ↑ WCLK to ↓ LD			50	nsec	

NOTES: 1. Typical Values are for $T_{\scriptscriptstyle K}\,=\,25^{\circ}C$ and $V_{\scriptscriptstyle CC}\,=\,\,+\,5.0V$

