

# High Efficiency, Synchronous **Step-Down Switching Regulators**

### ADP1149/1149-3.3/1149-5

### **FEATURES**

Operation to 48 V Input Voltage Ultrahigh Efficiency (Up to 95%)

**Current Mode Operation for Excellent Line and Load Transient Response** 

High Efficiency Maintained Over Wide Current Range Logic Controlled Micropower Shutdown **Short Circuit Protection Very Low Dropout Operation** Synchronous FET Switching for High Efficiency


Adaptive Nonoverlap Gate Drives

#### **APPLICATIONS**

**Notebook and Palmtop Computers** Portable Instruments **Battery Operated Digital Devices Industrial Power Distribution Avionics Systems Telecom Power Supplies** 

#### PIN CONFIGURATIONS

16-Lead Plastic DIP 16-Lead Plastic SO



\*FIXED OUTPUT VERSIONS = SD1

#### GENERAL DESCRIPTION

The ADP1149 is a family of synchronous step-down switching regulator controllers featuring automatic-sleep mode to maintain high efficiencies at low output currents. These devices drive external complementary power MOSFETs at switching frequencies up to 250 kHz using a constant off-time current-mode architecture.

Special onboard regulation and level-shift circuitry allow operation at input voltages from dropout to 48 V (60 V absolute maximum). The constant off-time architecture maintains constant ripple current in the inductor, easing the design of wide

input range converters. Current-mode operation provides excellent line and load transient response. The operating current level is user programmable via an external current sense resistor.

The ADP1149 incorporates automatic power saving sleep mode operation when load currents drop below the level required for continuous operation. In sleep mode, standby power is reduced to only about 8 mW at V<sub>IN</sub> = 12 V. In shutdown, both MOSFETs are turned off.




Figure 1. Typical Application

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

To obtain the most recent version or complete data sheet, call our fax retrieval system at 1-800-446-6212 or visit our World Wide Web site at http://www.analog.com.

REV. 0

# **ADP1149/1149-3.3/1149-5—SPECIFICATIONS** (@ $T_A = +25^{\circ}C$ , $V_{IN} = 12$ V, $V_{10} = 0$ V, unless otherwise noted)

Parameter	Symbol	Conditions <sup>2</sup>	Min	Тур	Max	Units
FEEDBACK VOLTAGE ADP1149 Only*	V <sub>10</sub>	$V_{\rm IN} = 9 \text{ V}$	1.21	1.25	1.29	V
FEEDBACK CURRENT ADP1149 Only*	I <sub>10</sub>			0.2	1.0	μА
REGULATED OUTPUT VOLTAGE ADP1149-3.3* ADP1149-5*	V <sub>OUT</sub>	$\begin{split} V_{IN} &= 9 \ V \\ I_{LOAD} &= 700 \ mA \\ I_{LOAD} &= 700 \ mA \end{split}$	3.23 4.9	3.33 5.05	3.43 5.2	V V
OUTPUT VOLTAGE LINE REGULATION	$dV_{OUT}$	$\begin{split} V_{\rm IN} &= 9 \ V \ to \ 48 \ V, \\ I_{\rm LOAD} &= 700 \ mA \end{split}$	-40		+40	mV
OUTPUT VOLTAGE LOAD REGULATION ADP1149-3.3* ADP1149-5.0*	dV <sub>OUT</sub>	5 mA < I <sub>LOAD</sub> < 2 A 5 mA < I <sub>LOAD</sub> < 2 A		40 60	65 100	mV mV
SLEEP MODE OUTPUT RIPPLE*	$dV_{OUT}$	$I_{LOAD} = 0 A$		50		mV p-p
INPUT DC SUPPLY CURRENT*3 Normal Mode Sleep Mode Shutdown	$I_{\mathrm{Q}}$	$\begin{split} V_{IN} &= 12 \ V \\ V_{IN} &= 48 \ V \\ V_{IN} &= 12 \ V \\ V_{IN} &= 12 \ V \\ V_{IN} &= 48 \ V \\ V_{IN} &= 12 \ V, \ V_{15} &= 2 \ V \\ V_{IN} &= 48 \ V, \ V_{15} &= 2 \ V \end{split}$		2 2.2 0.6 0.8 135 300	2.8 3.0 0.9 1.1 170 390	mA mA mA mA μA μA
INTERNAL REGULATOR VOLTAGE* (Sets MOSFET Gate Drive Levels)	V <sub>CC</sub>	$V_{IN} = 12 \text{ V to } 48 \text{ V}$ $I_S = 20 \text{ mA}$	9.75	10.25	11	V
V <sub>CC</sub> DROPOUT VOLTAGE	V <sub>2</sub> -V <sub>3</sub>	$V_{IN} = 5 \text{ V}, I_3 = 10 \text{ mA}$		200	250	mV
P GATE TO SOURCE VOLTAGE (OFF)	V <sub>IN</sub> -V <sub>1</sub>	$\begin{array}{c} V_{IN} = 12 \ V^* \\ V_{IN} = 48 \ V^* \end{array}$	-0.2 -0.2	0 0		V V
CURRENT SENSE THRESHOLD VOLTAGE ADP1149 Only ADP1149-3.3	V <sub>9</sub> -V <sub>8</sub>	$V_8 = 5 \text{ V}, V_{10} = 1.32 \text{ V} \text{ (Forced)}$ $V_8 = 5 \text{ V}, V_{10} = 1.1 \text{ V}^* \text{ (Forced)}$ $V_8 = 3.5 \text{ V} \text{ (Forced)}$ $V_8 = 2.9 \text{ V} \text{ (Forced)}^*$	130 130	25 150 25 150	170 170	mV mV mV
ADP1149-5.0		V <sub>8</sub> = 5.3 V (Forced) V <sub>8</sub> = 4.4 V (Forced)*	130	25 150	170	mV mV

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

Input Supply Voltage (Pin 2)15 V to +60 V
V <sub>CC</sub> Output Current (Pin 3) 50 mA
V <sub>CC</sub> Input Voltage (Pin 5)
Continuous Output Current (Pins 4, 13) 50 mA
Sense Voltages (Pins 10, 15)0.3 V to V <sub>CC</sub>
Shutdown Voltages (Pins 10, 15)
Operating Temperature Range 0°C to +70°C
Junction Temperature+125°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 sec) +300°C

#### **ORDERING GUIDE**

Model	Output Voltage	Package Description*		
ADP1149AN	ADJ	PDIP		
ADP1149AR	ADJ	SO-16		
ADP1149AN-3.3	3.3 V	PDIP		
ADP1149AR-3.3	3.3 V	SO-16		
ADP1149AN-5	5 V	PDIP		
ADP1149AR-5	5 V	SO-16		

<sup>\*</sup>For outline information see Package Information section.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

> REV. 0 2

<sup>\*</sup>Denotes specifications that apply over the full operating temperature range.

Pin 10 is a shutdown pin on the ADP1149-3.3 and ADP1149-5 fixed output voltage versions and must be at ground potential for testing.

 $<sup>^2</sup>T_J$  is calculated from the ambient temperature  $T_A$  and power dissipation  $P_D$  according to the following formulas:

ADP1149AR, ADP1149AR-3, ADP1149AR-5:  $T_J = T_A + (P_D \times 110^{\circ}\text{C/W})$  ADP1149AN, ADP1149AN-3, ADP1149AN-5:  $T_J = T_A + (P_D \times 70^{\circ}\text{C/W})$ 

<sup>&</sup>lt;sup>3</sup>Dynamic supply current is higher due to the gate charge being delivered at the switching frequency. The allowable operating frequency may be limited by power dissipation at high input voltages.