	REVISIONS		***
LIR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Add device types 04 & 05 for vendor CAGE CODE (61772). Table I: Sheet 5 for the t <sub>PHZ</sub> /t <sub>PLZ</sub> change from: 30 ns maximum to 35 ns maximum for device types 02 & 03. Editorial changes throughout.	92-05-14	Tim H. Not


# THE ORIGANL FIRST PAGE OF THIS DRAWING HAS BEEN REPLACED.

REV																				
SHEET																				
REV	Α	Α	А	Α	Α															
SHEET	15	16	17	18	19		_													
REV STATE				RE	V		Α	Α	Α	Α	A	A	A	A	Α	A	A	A	A	Α
OF SHEETS	S 			SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PREP	ARED B	Y dd C:	reek			DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444										
STAND.	ARDI ITAF		•	CHEC	KED BY Ra	y Moi	nnin			MIG	CROC	IRC	UIT,	DI	GITA	L,	CMOS	 3,		
	WIN	G	חיב	APPR	OVED B	Y chae	1 A.	Frye	2	MICROCIRCUIT, DIGITAL, CMOS, 16 X 16 BIT MULTIPLIER ACCUMULATOR, MONOLITHIC SILICON										
FOR USE BY A AND AGEN DEPARTMEN	LL DEI CIES O T OF D	PARTME OF THE	NTS	DRAW	ING AP	PROVAL Apr				SIZ	E	CAG	E CO	DE		59	962-	-887	33	
AMSC N/A				REVI	SION L	EVEL	A			A 67268  SHEET 1 0F 19										
																1				
DECK ENDING TOS										<u> </u>										

#### 1. SCOPE

1.1 <u>Scope</u>. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>	<u>Multiply time</u>
01	See 6.7	16 x 16 multiplier accumulator	55 ns
02	See 6.7	16 x 16 multiplier accumulator	65 ns
03	See 6.7	16 x 16 multiplier accumulator	75 ns
04	See 6.7	16 x 16 multiplier accumulator	30 ns
05	See 6.7	16 x 16 multiplier accumulator	40 ns

1.2.2 <u>Case outline(s)</u>. The case outline(s) shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter	Case outline
T	See figure 1 (64-lead, .915" x .915" x .090"), leaded chip carrier package
X	D-13 (64-lead, 3.240" x .920" x .225"), dual-in-line package 1/
Y	C-7 (68-terminal, .962" x .962" x .120"), square chip carrier
Z	P-BC (68-pin, 1.135" x 1.135" x .345"), pin grid array

1.3 Absolute maximum ratings.

DC voltage applied to outputs	-0.5 V dc to +7.0 V dc
DC input voltage	-0.5 V dc to +7.0 V dc
DC output current	10 mA
Maximum power dissipation 2/	1.2 ¥
Lead temperature (soldering, 10 seconds)	+300°C
Thermal resistance, junction-to-case (e):	
Thermal resistance, junction-to-case (e <sub>JC</sub> ): Case T	28°C/W
Cases X. Y. and 7	See MIL-M-3851Q, appendix C
Junction temperature (T.)	+175°C
Junction temperature (T <sub>j</sub> )	-65°C to +150°C
1.4 Recommended operating conditions.	
Supply voltage (V <sub>CC</sub> )	+4.5 V dc to +5.5 V dc
Chound voltage (CDN)	0 V dc
Input high voltage (V <sub>IH</sub> )	2.0 V dc to 6.0 V dc
Input low voltage (V, )	-0.5 V dc to +0.8 V dc
Case operating temperature range (T <sub>C</sub> )	-55°C to +125°C

<sup>1/</sup> This package shall be in accordance with MIL-M-38510, appendix C, except configuration 2 is allowed and as specified on figure 2 herein.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88733
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 2

 $<sup>\</sup>underline{2}$ / Must withstand the added  $P_D$  due to short circuit test, e.g.,  $I_{OS}$ .

#### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standard, and bulletin</u>. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

**SPECIFICATION** 

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

- Test Methods and Procedures for Microelectronics.

BULLETIN

MILITARY

MIL-BUL-103

- List of Standardized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

#### REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
  - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein and figures 1 and 2.
  - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 3.
  - 3.2.3 Truth tables. The truth tables shall be as specified on figure 4.
  - 3.2.4 <u>Input/output data formats</u>. The input/output data formats shall be as specified on figure 5.
  - 3.2.5 Logic diagram. The logic diagram shall be as specified on figure 6.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

STANDARDIZED  MILITARY DRAWING	SIZE A		5962-88733
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 3

Test	Symbol	Conditions 1/ -55°C ≤ T <sub>C</sub> ≤ +125°C	Device types	Group A subgroups	Limi	Unit	
	N	-55°C ≤ T <sub>C</sub> ≤ +125°C 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V unless otherwise specified			Min	Max	
Output high voltage	v <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -0.4 mA	All	1, 2, 3	2.4		V
Output low voltage	v <sub>OL</sub>	V <sub>CC</sub> - 4.5 V, I <sub>OL</sub> - 4.0 mA		1, 2, 3		0.4	V
Input high voltage	v <sub>IH</sub>			1, 2, 3	2.0		٧
Input low voltage	v <sub>IL</sub>			1, 2, 3		0.8	٧
Input leakage current	IIX	V <sub>CC</sub> = 5.5 V GND = V <sub>IN</sub> = V <sub>CC</sub>		1, 2, 3		+20	μΑ
Output leakage current	I <sub>OZ</sub>	V <sub>CC</sub> - 5.5 V, OE - 2.0 V	I	1, 2, 3		+25	μ
Output short circuit current 2/	I <sub>0</sub> S	v <sub>CC</sub> = 5.5 V, v <sub>OUT</sub> = 0.5 V		1, 2, 3	-3	-30	mA
Supply current	I <sub>CC1</sub>	VCC = 5.5 V, VIH = VIN = VCC or GAB = VIN = VIL, OF = HIGH	01.02. 03	1, 2, 3		30	mA
(quiescent) 3/	661	GND ≤ VIN ≤ VIL, OE = HIGH	04,05			50	

A11

1, 2, 3

1, 2, 3

4

4

4

V<sub>CC</sub> = 5.5 V. V<sub>CC</sub> - 0.2 ± V<sub>IN</sub> ± V<sub>CC</sub> or GND = V<sub>IN</sub> = 0.2 V. OE = HIGH

V<sub>CC</sub> = 5.5 V, f<sub>CLK</sub> = 10 MHz, <del>DE</del> = HIGH V<sub>IN</sub> = 0 V to 3.0 V

See 4.3.1d  $V_{CC} = 4.5 \text{ V}$ .

VIN - 0 V

VIN = 0 V

V<sub>I/O</sub> = 0 V

f = 1.0 MHz V<sub>IN</sub> = 0 V

V<sub>CC</sub> = 5.0 V See 4.3.1c

25

110

10

12

12

mA

рF

pF

рF

See footnotes at end of table.

I<sub>CC2</sub>

E<sub>22</sub>1

CIN

COUT

c1/0

Supply current

Dynamic supply current 3/

capacitance

capacitance

**Bidirectional** capacitance

Functional testing

Input

Output

(quiescent) 3/

STANDARDIZED MILITARY DRAWING	SIZE	3	<b>59</b> 62~ <del>88</del> 733
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	;	REVISION LEVEL	SHEET 4

7,8

Test	Symbol	Conditions <u>1</u> / -55°C ≤ T <sub>C</sub> ≤ +125°C	Device types	Group A subgroups	Limi	ts	Unit
		$-55^{\circ}C \le T_C \le +12\overline{5}^{\circ}C$ $4.5 \ V \le V_{CC} \le 5.5 \ V$ unless otherwise specified			Min	Max	
Multiply accumulate time	t <sub>MA</sub>	See figure 7 V <sub>CC</sub> = 4.5 V	01 02 03 04 05	9, 10, 11		55 65 75 30 40	ns
Setup time	t <sub>S</sub>		01 02,03 04 05	9, 10, 11	20 25 12 15		ns
Hold time	t <sub>H</sub>		All	9, 10, 11	3		ns
Clock pulse width	t <sub>PW</sub>		01 02,03 04 05	9, 10, 11	25 30 10 15		ns
Output clock to P	t <sub>PDP</sub>		01 02,03 04 05	9, 10, 11		30 35 20 25	ns
Output clock to Y	t <sub>PDY</sub>		01 02,03 04 05	9, 10, 11		30 35 20 25	ns
OEX, OEM to P; OEL to Y 4/ disable time	t <sub>PHZ</sub> t <sub>PLZ</sub>		01 02,03 04 05	9, 10, 11		30 35 20 25	ns
OEX, OEM to P; OEL to Y enable time	t <sub>PZH</sub> t <sub>PZL</sub>		01 02,03 04 05	9, 10, 11		30 35 20 25	ns

Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 V to 3.0 V and output loading of the specified  $I_{QL}$ ,  $I_{QH}$ , and 40 pF load capacitance. All test to be performed at worst case test conditions unless otherwise specified. For test purposes, not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. Guaranteed, if not tested, to the specified limits. Two quiescent figures are given for different input voltage ranges. To calculate  $I_{CC}$  at any given clock frequency, use 30 mA +  $I_{CC}(ac)$ , where  $I_{CC}(ac) = (8 \text{ mA/MHz}) \times \text{clock frequency}$ . Transition is measured at steady state high level -500 mV or steady state low level +500 mV on the output from the 1.5 V level on the input and output load B on figure 7. Guaranteed to the limit specified herein, if not tested.

A11

9, 10, 11

0

ns


Guaranteed to the limit specified herein, if not tested.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88733
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 5

Relative hold

time 5/

t<sub>HCL</sub>



	<u> </u>	Dimen:	sions				<u> </u>	Dim	ension	<u> </u>	
Ltr	Inch	ies	Millia	eters	Notes	Ltr	Inc	hes	  Milli	meters	Notes
	Min	Max	Min	Max		Ц	Min	Max	Min	Hax	
A	.070	.090	1.78	2.29		03	.505	. 535	12.83	  13.59	
A1	.060	.078	1.52	1.98		   e	.050	BSC	1.	27	3
A2	.030	.045	0.76	1.14	·	   E	. 885	.915	22.48	23.24	
b	.016	.020	0.41	0.51		E1	.075	REF	1.9	90	ļ 
С	.009	.012	0.23	0.30		   E2	.750	BSC	19.0	05	
Đ	.885	.915	22.48	23.24		E3	.505	.535	12.83	13.59	
<b>D1</b>	.075	REF	1.9	20		   L	.350	. 450	8.89	11.43	
D2	.750	) BSC	19.0	) )5		ND	   10	6	1		4


# NOTES:

- Dimensions are in inches.
   BSC Basic pin spacing between centers.
- 3. ND is the number of leads per package side.

FIGURE 1. Case outline T (64-lead, leaded chip carrier package).

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		<b>5962-</b> 887 <b>33</b>
		REVISION LEVEL A	SHEET 6





## Configuration 2

FIGURE 2. Case outline (64-pin, dual-in-line package)

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88733
		REVISION LEVEL A	SHEET 7

Symbol_	Inches		MILLI	Millimeters		
<u> </u>	Min	Max	Min	Max		
A		.225		5.72		
b	.014	.023	0.36	0.58	8	
b <sub>1</sub>	.038	.065	0.97	1.65	2, 8	
c	.008	,015	0.20	0.38	8	
D		3.24		82.30	4	
E	.780	.820	19.81	20,83	4	
E <sub>1</sub>	.870	. 920	22.10	23.37	7	
E <sub>2</sub>	. 600		15.24			
E <sub>3</sub>	.050	 	1.27			

ers Notes
lax
5, 9
.08
2.79 3
2.54 6
6
5°
֡֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜

#### NOTES:


- 1. Index area; a notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- 2. The minimum limit for dimension  $b_1$  may be .023 (0.58 mm) for lead numbers 1, 32, 33, and 64 only. 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. The basic pin spacing is .100 (2.54 mm) between centerlines. Each lead centerline shall be located within ±.010 (0.25 mm) of its exact longitudinal position relative to leads 1 and 64.


  6. Applies to all four corners. Lead numbers 1, 32, 33, and 64 shall apply.

- Lead center when a is 0°. E<sub>1</sub> shall be measured at the centerline of the leads.
   All leads: Increase maximum limit by .003 (0.08 mm) measured at the center of the flat, when lead finish A or B is applied.
- 9. Sixty-two places.
- 10. If this configuration is used, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.

FIGURE 2. <u>Case outline (64-pin, dual-in-line package)</u> - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		<b>5962-8873</b> 3
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 8





Case Z

FIGURE 3. <u>Terminal connections</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		<b>5962-8</b> 8733
		REVISION LEVEL	SREET 10

## Preload function table

1					0utpi	ıt regis	ter
	PREL	0EX	OEM	<u>OEL</u>	ХТР	MSP	LSP
	0 0 0 0 0 0 0 0 1 1 1 1 1	0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 1	0 0 1 1 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0	0 1 0 1 0 1 0 1 0 1 0 1	Q Q Q Z Z Z Z Z Z Z P L P L P L P L	Q Q Z Z Q Q Z Z Z Z Z Z P L P L Z Z P L P L P L P L	Q Z Q Z Q Z Z PL Z PL Z PL Z PL Z PL Z P

#### Accumulator function table

PREL	ACC	SUB	Р	Operation
L	L	Х	Q	Load
L	Н	L	Q	Add
L	H	Н	Q	Subtract
н	х	Х	PL	Preload


Z = Output buffers at high impedance (disabled). Q = Output buffers at low impedance. Contents of output register


available through output ports.
PL = Output disabled. Preload data supplied to the output pins will be loaded into the output register at the rising edge of CLKP.


FIGURE 4. Truth tables.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88733
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 11

#### INPUT FORMATS FRACTIONAL TWO'S COMPLEMENT INPUT YIN XIN 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 -20 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14 2-15 -20 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-102-112-122-132-142-15 (SIGN) (SIGN) INTEGER TWO'S COMPLEMENT INPUT YIN XIN 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 215 214 213 212 211 210 29 28 27 26 25 24 23 22 21 20 215 214 213 212 211 210 29 28 27 26 25 24 23 22 21 20 (SIGN) (SIGN) UNSIGNED FRACTIONAL INPUT YIN XIN 15 |4 |3 |2 |1 |0 9 8 7 6 5 4 3 2 | 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-102-11 2-122-132-142-152-16 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-102-112-122-132-142-152-16 UNSIGNED INTEGER INPUT XIN 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 4 3 2 11 10 9 8 7 6 5 4 3 2 215 214 213 212 211 210 29 28 27 26 25 24 23 22 21 20 215 214 213 212 211 210 29 28 27 26 25 24 23 22 21 20 OUTPUT FORMATS TWO'S COMPLEMENT FRACTIONAL OUTPUT LSP XTP MSP 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 \_24 23 22 21 20 2-1 22 23 24 2-5 2-62-7 2-82-9270 2-11 2-12 2-13 2-14 2-15 2-16 2-17 2-18 2-18 2-18 2-22 2-23 2-24 2-25 2-28 2-27 2-28 2-29 2-30 (SIGN) TWO'S COMPLEMENT INTEGER OUTPUT **XTP** MSP LSP 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 34 33 32 -234 233 232 231 230 220 220 227 226 225 224 223 222 221 220 219 218 217 216 215 214 213 212 211 210 29 28 27 26 25 24 23 22 21 20 (SIGN) UNSIGNED FRACTIONAL OUTPUT LSP MSP XTP 343332 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 22 21 20 24 2-2 2-3 2-4 2-5 2-62-7 2-6 2-9 2-10 2-11 2-12 2-13 2-14 2-15 2-16 2-17 2-18 2-19 2-20 2-21 2-22 2-23 2-24 2-25 2-28 2-27 2-28 2-29 2-30 2-31 2-32 UNSIGNED INTEGER OUTPUT XTP MSP LSP 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 34 33 32 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 234 233 232 231 230 229 228 227 226 225 224 223 222 221 220 219 218 217 216 215 214 213 212 211 210 29 28 27 26 25 24 23 22 21 20 20 219 218 217 216 FIGURE 5. Input/output data formats. SIZE 5962-88733 **STANDARDIZED** MILITARY DRAWING A DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVER SHEET 12







# LOAD CIRCUIT A

LOAD CIRCUIT B


Three-state

Test	v <sub>x</sub>	Output waveform-measurement level
<sup>t</sup> PHZ	0.0 V	V <sub>ОН</sub> 0.5 V <sub>V</sub>
<sup>t</sup> PLZ	2.6 V	0.5 V V <sub>X</sub>
<sup>t</sup> PZH	0.0 v	Vx
<sup>t</sup> PZL	2.6 V	Vx ————————————————————————————————————


NOTE: Three-state tests utilize load circuit B all other tests utilize load circuit A.

FIGURE 7. Waveforms and test circuits.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88733
		REVISION LEVEL A	SHEET 14



## PRELOAD TIMING DIAGRAM



## THREE-STATE TIMING DIAGRAM




FIGURE 7. Waveforms and test circuits - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88733
		REVISION LEVEL	SHEET 15

- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.7 herein).
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7 herein). The certificate of compliance submitted to DESC-ECC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-ECC shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
  - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition B or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
    - (2)  $T_A = +125$ °C, minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
  - 4.3.1 Group A inspection.
    - a. Tests shall be as specified in table II herein.
    - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
    - c. Subgroup 4 ( $C_{IN}$ ,  $C_{OJT}$ , and  $C_{I/O}$  measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance. A minimum sample size of 5 devices shall be required.
    - d. Subgroups 7 and 8 shall consist of verifying the functionality of the device. These tests form a part of the vendor's test tape and shall be maintained and available from the approved source of supply.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88733
		REVISION LEVEL	SHEET 16

## 4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition B or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
  - (2)  $T_A = +125$ °C, minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*,2,3,7*, 8,9
Group A test requirements (method 5005)	1,2,3,4,7, 8,9,10,11
Groups C and D end-point electrical parameters (method 5005)	1,2,3

<sup>\*</sup> PDA applies to subgroups 1 and 7.

### 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

#### 6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The OPL-38510 product shall be the preferred item for all applications.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88733
		REVISION LEVEL A	SHEET 17

- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECC, telephone (513) 296-6022.
- 6.5 Comments on this drawing should be directed to DESC-ECC, Dayton, Ohio 45444, or telephone (513) 296-8526.

## 6.6 Pin descriptions.

<u>Pin</u>	1/0	<u>Description</u>
x <sub>15-0</sub>	I	X input data. This 16-bit number may be interpreted as two's complement or unsigned magnitude.
(P <sub>15-0</sub> )	1/0	Y input data/LSP output data. This 16-bit number may be interpreted as two's complement or unsigned magnitude. The Y input port may be multiplexed with the LSP output ( $P_{15-0}$ ), and can also be used to preload the LSP register.
<sup>P</sup> 34-32	I/O	Extended product (XTP) output data. This port is bidirectional. The extended product emerges through this port. The XTP register may also be preloaded through this port.
P31-16	1/0	MSP output data. This port is bidirectional. The most significant product emerges through this port. The MSP register may also be preloaded through this port.
P <sub>15-0</sub>	1/0	LSP output data. This port is bidirectional. The least significant product emerges through this port. The LSP register may also be preloaded through this port.
CLKX	I	$\boldsymbol{X}$ register clock. $\boldsymbol{X}$ input data are latched into the X-register at the rising edge of CLKX.
CLKY	I	${\bf Y}$ register clock. ${\bf Y}$ input data are latched into the ${\bf Y}$ -register at the rising edge of CLKY.
CLKP	I	Product register clock. XTP, MSP, and LSP are latched into their respective registers at the rising edge of CLKP. If preload is selected, these registers are loaded with the preload data at the output pins via the bidirectional ports. If preload is not selected, these registers are loaded with the current accumulated product.
ŌĒX	I	Output enable extended. When low, the extended product bidirectional port is enabled for output. When high, the output drivers are disabled (high impedance) and the XTP port may be used for preloading. See preload function table.
ŌĒM	I	Output enable most. When low, the MSP bidirectional port is enabled for output. When high, the output drivers are disabled (high impedance) and the MSP port may be used for preloading. See preload function table.
<del>OEL</del>	I	Output enable least. When low, the LSP bidirectional port is enabled for output. When high, the output drivers are disabled (high impedance) and the MSP port may be used for preloading. See preload function table.

STANDARDIZED  MILITARY DRAWING  DEFENSE ELECTRONICS SUPPLY CENTER  DAYTON, OHIO 45444	SIZE A		5 <del>9</del> 62-88733
		REVISION LEVEL	SHEET 18

## 6.6 Pin descriptions. - continued

<u>Pin</u>	<u>1/0</u>	<u>Description</u>
PREL	I	Preload. When high, the three bidirectional ports may be used to preload data into the accumulator register at the rising edge of CLKP. The three-state controls (OEX,OEM, OEL) must be high to preload data. When low, the accumulated product is loaded into the accumulator/output register at the rising edge of CLKP. The output drivers must be enabled (OEX, OEM, OEL must be low) for the accumulated product to be output. Ordinarily, PREL, OEX, OEM, and OEL are tied together. See accumulator function table.
тс	I	Two's complement control. When high, the device is in two's complement mode, where the input and output data are interpreted as two's complement numbers. The device is in unsigned magnitude mode when TC is low. This control is loaded into the instruction register at the rising edge of CLKX + CLKY.
RND	I	Round control. When high, rounding is enabled and a "1" is added to the MSB of the LSP ( $P_{15}$ ). When low, the product is unchanged. This control is loaded into the instruction register at the rising edge of CLKX + CLKY.
ACC	I	Accumulate control. When high, the accumulator/output register contents are added to or subtracted from the current product (XY) and this result is stored back into the accumulator/output register. When low, the product is loaded into the accumulator register, overwriting the current contents. This control is loaded into the instruction register at the rising edge of CLKX + CLKY. See accumulator function table.
SUB	I	Subtract control. When both ACC and SUB are high, the accumulator register contents are subtracted from the current product XY and this result is written back into the accumulator register. When ACC is high and SUB is low, the accumulator register contents and current product are summed, then written back to the accumulator register. This control is loaded into the instruction register at the rising edge of CLKX + CLKY. See accumulator function table.

<sup>6.7 &</sup>lt;u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECC.

STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88733
		REVISION LEVEL A	SHEET 19