

PCA911

DS4162 1.0

DUAL 70MHz 6-BIT ANALOG TO DIGITAL CONVERTER

The PCA911 is a dual 70MHz 6-bit Analog to Digital Converter designed for use in consumer satellite receivers and decoders, video systems, multimedia and communications applications.

Operating from a single +5V supply, the PCA911 includes an on-chip high bandwidth ADC driver amplifier, a 6-bit ADC and a TTL clock interface. The PCA911 also has the necessary bias voltages for the reference resistor chain in the 'flash' architecture of the ADC.

FEATURES

- 70MHz Conversion Rate
- TTL Clock/Data Interface
- 2 Volt Analog Input Range
- Internal ADC Reference
- Single 5 Volt Supply
- Dual ADC System for good channel matching

APPLICATIONS

- Satellite Decoders
- Video Systems
- Multimedia
- Communications

ORDERING INFORMATION

PCA911A CG MP1S (Commercial - 28 pin plastic SO)




Fig.1 Pin connections - top view (wide body)




Fig.2 System block diagram

3768522 0025245 420 **3**

193

PCA911

ABSOLUTE MAXIMUM RATINGS

THERMAL CHARACTERISTICS

DC supply voltage (V_{CCA}, V_{CCD}, V_{CCO}) -0.3 to+7V
Analog input voltage (VIN) -0.3 to V_{CC}+0.3V
Digital inputs (CLKIN) V_{CC}
Digital output current (loh, lol, lsc) -20 to +20mA

THERMAL RESISTANCES
Junction to case(Θjc)
Junction to ambient(Θjc)

32°C/W 84°C/W

Digital output current (loh, lol, lsc)
Ambient operating temperature (Tamb)
Storage temperature (Tstorage)

0°C to +70°C -55°C to +125°C

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated) Tamb = 25°C, V_{CCA/D/O} = +5V, full temperature range = 0°C to +70°C

DC CHARACTERISTICS All specifications apply to either of the two ADCs

Characteristic	Symbol	Temp.	Test Level	Min.	Value Typ.	Max.	Units	Conditions
Resolution	-	-	•	6	-	-	Bits	
Static performance								
Differential non-linearity	DNL	+25°C	4	-	-	±0.5	LSB	
·]	Full	4	-	-	±0.5	LSB	
Integral non-linearity	INL	+25°C	4	-	-	±0.5	LSB	
,		Full	4	-	-	±0.5	LSB	
No missing codes		Full	4		Guaranteed	i		
Power supply							Į	
Analog supply voltage	VCCA	Full	4	4.75	5.0	5.25	V	
Digital supply voltage	V _{CCD}	Full	4	4.75	5.0	5.25	V	
Output supply voltage	Vcco	Full	4	4.75	5.0	5.25	l v	
Analog supply current	Alcc	+25°C	1 1	14	19	24	mA	
Analog supply salitonic	1	Full	4	-	_	_	mA	
Digital supply current	DICC	+25°C	Ιi	31	42	53	mA	
Digital supply current	Dicc	Full	4			-	mA	
Outsid supply surroat		+25°C	7	7	11	15	mA	1
Output supply current	Olcc		4	l '	''	'3	mA	
Power dissipation	PD	Full +25°C	1 1	260	360	460	mW	
· · · · · · · · · · · · · · · · · · ·	10 -	723 0	<u> </u>	200		100		
Analog input		F	_		2.0	ļ	l v	Pk to Pk
Input range	V _{in}	Full	5	201	i	201	1 '	FRIOTR
Input resistance	R _{in}	+25°C	1	20k	25k	30k	Ω	
Input capacitance	C _{in}	+25°C	5	-	4.0		pF	F: 00011-1-
Gain variation	G _V	+25°C	4	-	-	0.25	dB	Fin=300Hz to 12MHz
Gain matching	G _m	+25°C	1	-	-	0.25	dB	Fin=10.245MH:
Input -3dB bandwidth	F3dB	+25°C	5	-	200	-	MHz	1
Ain input voltage	Aindc	+25°C	1	3.7	3.9	4.1	V	
Comp output	Vcomp	+25°C	1	1.8	2.0	2.2	V	
CLKIN	 	·					1	
Input voltage high	V _{th}	+25°C	1 1	2.0	_	_	V	
input voltage mgm	*m	Full	4		_	_	V	
Input voltage low	V _{II}	+25°C	1	_	_	0.8	v	
Tiput Voltage IOW	\ *\I	Full	4	_	_	0.0	v	
t trink	1 .	+25°C	1	-		1	μА	V _{CCD} = 5.25V
Input current high	l _{th}			-	-	'	μ.Α.	$V_{ccd} = 3.23 V$ $V_{in} = 2.7 V$
	1 .	Full	4			0.5		V _{ID} = 2.7V
Input current low	l _i	+25°C Full	1 4	-0.2 -	-0.35 -	_0.5 _	mA	V _{CCD} = 5.25V V _{In} = 0.4V
TTL digital outputs	 		 		 		 	
Output voltage high	V _{oh}	+25°C	1	2.4	_	١.	V	V _{CCO} = 4.75V
Colput voltage high	Voh	Full	4	2.4			v	l _{oh} = 400μA
Outrot college less	1 ,	+25°C	1 1	1 -		0.4	ľ	$V_{CCO} = 4.75V$
Output voltage low	V _{ol}	1	1	-	_	0.4	ľ	I _{ol} = 1mA
	Ι.	Fuli	4	-	-	100	1 '	V 4 75V
Output current high	I _{oh}	+25°C	1	-	-	-400	μA	$V_{CCO} = 4.75V$
	1 .	Full	4	-	-	1 :	· .	4 754
Output current low	lol	+25°C	1	-	-	1	m A	$V_{CCO} = 4.75V$
	1	Full	4	-	-		-	

194 3768522 0025246 367

DC CHARACTERISTICS (cont.)

Characteristic	Symbol	Temp.	Test Level	Min.	Value Typ.	Max.	Units	Conditions
Reference voltage V _{ref} ladder bottom V _{ref} ladder middle V _{ref} ladder top	VRB VRM VRT	+25°C +25°C +25°C	1 1 1	2.375 2.85 3.325	2.5 3.0 3.5	2.625 3.15 3.675	V V	

AC CHARACTERISTICS

Characteristic	Symbol	Temp.	Test Level	Min.	Value Typ.	Max.	Units	Conditions
Switching performance								
Clock high pulse width	T _{pw} 1	+25°C	4	5.7	-	_	l ns	
Clock low pulse width	T _{pw} 0	+25°C	4	5.7	_	_	ns	
Max. conversion rate	F _{max}	+25°C	1 1	70	-	_	MHz	
Data output setup time	T _{setup}	+25°C	4	4	6	8	ns	Cload=10pF
Data output hold time	Thold	+25°C	4	3	6	8	ns	Cload=10pF
Aperture delay	T _{ad}	+25°C	4	2	3	4	ns	
Aperture delay matching	T _{adδ}	+25°C	4	-	0.25	0.5	ns	
Aperture jitter	Tai	+25°C	4	10	25	50	ps rms	
Dynamic performance	7				1			
Differential non-linearity	DNL	+25°C	4	_	1 .	+0.5	LSB	,
Integral non-linearity	INL	+25°C	4	_	_	±0.5	LSB	F _{CLK} =
Signal to noise ratio	SNR	+25°C	1	31.8	l .		dB	71.715MHz
Total harmonic distortion	THD	+25°C	4	40	l .		dBc	}
Effective No. of bits	ENOB	+25°C	i	5.0	5.6	_	bits	F _{IN} =
Crosstalk rejection	CTR	+25°C	5	-	50		dBc	10.245MHz
Input offset	Vos	+25°C	1	-	±0.5	±1	LSB)
Error rate	BER	+25°C	5	-	10e ⁻⁸	'	235	

NOTES

1. An input voltage of 0.0 volts ±0.5 LSB should nominally correspond to the '011111' to '100000'B transition edge.

TEST LEVELS

Level 1 - 100% production tested.

Level 2 - 100% production tested at 25°C and sample tested at specified temperatures.

Level 3 - Sample tested only.

Level 4 - Parameter is guaranteed by design and characterisation testing.

Level 5 - Parameter is typical value only.

Code	Input Voltage	Digital Output		
Code	1.0 Volt Full Scale	Binary		
00	Least positive valid input	000000		
01	-	000001		
•	•	•		
31	-	011111		
32	0	100000		
33	-	100001		
•	•	•		
62	-	111110		
63	Most positive valid input	111111		

Table 1: Output coding

PIN DESCRIPTIONS - 28 Pin Plastic SO Package

Pin	Name	Description
1	CLKIN	TTL clock input
2	V _{CCD}	Digital voltage supply for ADC's and input clock
3	DGND	Digital ground
4	VRT	Reference voltage- ladder top
5	COMPA	Capacitor compensation - A channel
6	VINA	Analog signal input - A channel
7	AGND	Analog ground
8	VCCA	Analog voltage supply for drivers and references
9	VRM	Reference voltage- ladder middle
10	СОМРВ	Capacitor compensation - B channel
11	VINB	Analog signal input - B channel
12	VRB	Reference voltage- ladder bottom
13	N.C.	Not connected
14	N.C.	Not connected
15	DB0	TTL digital output - channel B - LSB
16	DB1	
17	DB2	
18	DB3	
19	DB4	
20	DB5	TTL digital output - channel B - MSB
21	V _{cco}	Output voltage supply for TTL data outputs
22	DGND	Output ground
23	DA0	TTL digital output - channel A - LSB
24	DA1	
25	DA2	
26	DA3	
27	DA4	
28	DA5	TTL digital output - channel A - MSB

Table 2: Pin descriptions

ELECTRICAL CHARACTERISTICS DEFINITIONS

Analog Bandwidth

The analog input frequency at which the spectral power of the fundamental frequency, as determined by FFT analysis is reduced by 3dB.

Aperture Delay

The delay between the rising edge of the 70MHz clock signal and the instant the analog input signal is sampled.

Aperture Jitter

The sample to sample variation in aperture delay.

Bit Error Rate (BER)

The number of spurious code errors produced for any given input sinewave frequency at a given clock frequency. In this case it is the number of codes occurring outside the histogram cusp for a 1/2 FS sinewave.

Data Outputs, Set-up and Hold Time

Data output timings are measured from the 50% threshold to the 50% threshold on the rising edge of the output clock.

Differential Non-linearity

The deviation in any code width from an ideal 1 LSB step.

Effective Number of Bits (ENOB)

This is a measure of a device's dynamic performance and may be obtained from the SNR or from a sine wave curve test fit according to the following expressions:

ENOB = SNR-1.76/6.02

ENOB = N-log2[rms error (actual)/rms error (ideal)]

where N is the conversion resolution and the actual rms error is the deviation from an ideal sine wave, calculated from the converter outputs with a sine wave input.

Integral Non-linearity (INL)

The deviation of the centre of each code from a reference line which has been determined by a least squares curve fit.

Signal-to-Noise Ratio (SNR)

The ratio of the rms signal amplitude to the rms value of 'noise' which is defined as the sum of all other spectral components, including the harmonics, but excluding D.C. with a full-scale analog input signal.

196

3768522 0025248 lat **=**

Device Description

The PCA911 is a dual 70MHz 6-bit ADC system, (see Fig.2). Included on chip is a high bandwidth ADC driver amplifier, a 6-bit analog to digital converter, latches and TTL compatible data outputs. The PCA911 also has the necessary bias voltages for the reference resistor chain in the 'flash' architecture of the ADC.

Analog Input

The analog inputs, (VIN_A,B) are A.C. coupled into the non-inverting input of the ADC driver amplifiers, which provide the necessary bandwidth, gain, offset and low impedance required to drive the ADC. The amplifier has been designed so that an input of 0 volts will produce an output level equal to the voltage present at the middle of the ADC resistor chain, VRM (3.00V typ.). This is achieved by an internal feedback loop within each amplifier which compares the amplifier output with VRM, (see Fig.3). This voltage will produce a transition binary code of 011111 to 100000 at the output of the ADC.

Reference Voltage

An on chip band gap voltage reference circuit combined with two op-amps provides all the necessary bias voltages for the ADC reference resistor chain, bottom (VRB), middle (VRM) and top(VRT). VRB, VRM and VRT have been brought out to pins 12, 9 and 4 respectively and should be decoupled with 100nF capacitors close to the package pins.

ADC Circuit

The PCA911 employs a 'flash' architecture consisting of a reference resistor chain, an array of 64 comparators, encoding logic and a 6-bit latch. The 63 reference levels generated by the resistor chain are compared with the analog output signal from the ADC driver amplifier using the comparator array. This produces a thermometer code which the encoding logic converts into a 6-bit word.




Fig.3 DC offset internal feedback loop

Digital Interface

The TTL data output pins, (DA0-DA5) and (DB0-DB5), have been optimized to interface with devices in close proximity to the PCA911 and are designed to provide satisfactory logic levels at speeds up to 70MHz into a fanout of one and a total load capacitance of 10pF. All data outputs should have approximately equivalent loading to ensure proper setup and hold times. For capacitive loads in excess of 10pF, output buffers are recommended.

Clock Interface

The clock signal to the ADC synchronizes the sampling, conversion and output stages of the device as shown in the timing diagram (see Fig.4). The output of the ADC driver amp is sampled when the comparator array is latched on the rising edge of the input clock. Data is then presented to the TTL data outputs and latched on the falling edge of the input clock.




Fig.4 System timing diagram

3768522 0025249 076

197

Layout And Grounding

As with all high speed A to D converters, careful consideration must be given to the PCB layout. High performance can be obtained from the PCA911 by tying all grounds to a solid low impedance ground plane. Separate analog and digital ground planes with a single common link under the device can also be used to help reduce the amount of digital noise fed back into the analog section of the converter.

The PCA911 should be decoupled with low impedance 100nF ceramic capacitors close to the package pins to avoid lead inductance effects and the decoupling on supply lines

should further be improved by using a $47\mu F$ tantalum capacitor in parallel with a 100nF ceramic capacitor. If VCCA is derived from VCCD, a small inductor should be used to reduce digital noise on the analog power supply. Jitter and noise on clock input pins must be minimised. Long clock lines should therefore be avoided and all clock lines correctly terminated. Cross talk of digital signals to the analog inputs must also be prevented as sampling cross talk produces DC offsets on the sampled data, for this reason analog inputs should not be run next to clock or data lines. Device connections to the ground plane should be as short as possible.




Fig.5 Applications diagram

Application Circuit

Fig.5 shows a typical applications circuit for the PCA911. The supply connections are made using separate low noise digital and analog power supplies and VCCD is further isolated from VCCO using a 1.2µH inductor.

The COMPA and COMPB pins must be decoupled to reduce any ripple at low frequencies which may distort the ADC driver amplifier output, (see Fig.2.) The decoupling capacitor value is determined by the required low frequency performance of the system and can be obtained from the following equation.

$$C_{Comp} = \frac{75 \times 10^{-6}}{F_{in} \times V_{Ripple}}$$

A ripple voltage \leq 10mV is recommended for good system performance, e.g. If the analog input frequency F_{in} = 10KHz a value of 0.75 μ F is required for C_{Comp} . To ensure effective A.C. coupling at low input

To ensure effective A.C. coupling at low input frequencies, the coupling capacitors on pins 6 and 11 can be calculated from the high pass filter corner frequency equation,

$$F_c = \frac{1}{2 \times \pi \times BC}$$

where

F_c = Lower -3dB corner frequency (R = Input Resistance, 25K typ. - 20K min)

198

3768522 0025250 898