**16M x 72 One-Bank Registered / Buffered SDRAM Module****Features**

- 168-Pin Registered 8-Byte Dual In-Line Memory Module
- 16Mx72 Synchronous DRAM DIMM
- Performance:

|                                      |                   | -75A Reg. | Units |
|--------------------------------------|-------------------|-----------|-------|
| DIMM $\overline{\text{CAS}}$ Latency |                   | 4         |       |
| $f_{\text{CK}}$                      | Clock Frequency   | 133       | MHz   |
| $t_{\text{CK}}$                      | Clock Cycle       | 7.5       | ns    |
| $t_{\text{AC}}$                      | Clock Access Time | 5.65      | ns    |

- Intended for 133MHz applications
- Inputs and outputs are LVTTTL (3.3V) compatible
- Single 3.3V  $\pm$  0.3V Power Supply
- Single Pulsed  $\overline{\text{RAS}}$  interface
- SDRAMs have four internal banks
- Module has one physical bank
- Fully Synchronous to positive Clock Edge
- Programmable Operation:
  - DIMM  $\overline{\text{CAS}}$  Latency: 4 (Registered mode)
  - Burst Type: Sequential or Interleave
  - Burst Length: 1, 2, 4, 8, Full-Page
  - Operation: Burst Read and Write or Multiple Burst Read with Single Write
- Data Mask for Byte Read/Write control
- Auto Refresh (CBR) and Self Refresh
- Automatic and controlled Precharge Commands
- Suspend Mode and Power Down Mode
- 12/10/2 Addressing (Row/Column/Bank)
- 4096 refresh cycles distributed across 64ms
- Card size: 5.25" x 1.5" x 0.157"
- Gold contacts
- SDRAMs in TSOP - Type II Package
- Serial Presence Detect with Write protect feature

**Description**

IBM13M16734JCB is a registered 168-Pin Synchronous DRAM Dual In-Line Memory Module (DIMM) organized as a 16Mx72 high-speed memory array. The DIMM uses nine 16Mx8 SDRAMs in 400 mil TSOP packages. The DIMM achieves high-speed data-transfer rates of 133MHz by employing a prefetch/pipeline hybrid architecture that synchronizes the output data to a system clock.

The DIMM is intended for use in applications operating at 133MHz memory bus speed. All control and address signals are re-driven through registers/buffers to the SDRAM devices. Operating in registered mode (REGE pin tied high), the control/address input signals are latched in the register on one rising clock edge and sent to the SDRAM devices on the following rising clock edge (data access is delayed by one clock).

A phase-lock loop (PLL) on the DIMM is used to re-drive the clock signals to the SDRAM devices to minimize system clock loading. (CK0 is connected to the PLL, and CK1, CK2, and CK3 are terminated on the DIMM.) A single clock enable (CKE0) con-


trols all devices on the DIMM, enabling the use of SDRAM power-down modes.

Prior to any access operation, the device  $\overline{\text{CAS}}$  latency and burst type/length/operation type must be programmed into the DIMM by address inputs A0-A9, I/O addresses BA0 and BA1 using the mode register set cycle. The DIMM  $\overline{\text{CAS}}$  latency, when operated in Registered mode, is one clock later than the device  $\overline{\text{CAS}}$  latency due to the address and control signals being clocked to the SDRAM devices.

The DIMM uses serial presence detects implemented via a serial EEPROM using the two-pin IIC protocol. The first 128 bytes of serial PD data are programmed and locked by the DIMM manufacturer. The last 128 bytes are available to the customer and may be write protected by providing a high level to pin 81 on the DIMM. An on-board pull-down resistor keeps this in the write-enable mode.

All IBM 168-pin DIMMs provide a high-performance, flexible 8-byte interface in a 5.25" long space-saving footprint.

### Card Outline



### Ordering Information

| Part Number         | Organization | Clock Cycle<br>(CL, $t_{RCD}$ , $t_{RP}$ ) | $\overline{CAS}$ Latency | Access Time | Leads | Dimension             | Power |
|---------------------|--------------|--|--------------------------|-------------|-------|-----------------------|-------|
| IBM13M16734JCB-75AT | 16Mx72       | 7.5ns (333)                                | 3                        | 5.4ns       | Gold  | 5.25" x 1.5" x 0.157" | 3.3V  |



## Pin Description


|                                |                             |               |  |
|--------------------------------|-----------------------------|---------------|--|
| CK0 - CK3                      | Clock Inputs                | DQ0 - DQ63    | Data Input/Output                        |
| CKE0                           | Clock Enable                | CB0 - CB7     | Check Bit Data Input/Output              |
| $\overline{RAS}$               | Row Address Strobe          | DQMB0 - DQMB7 | Data Mask                                |
| $\overline{CAS}$               | Column Address Strobe       | $V_{DD}$      | Power (3.3V)                             |
| $\overline{WE}$                | Write Enable                | $V_{SS}$      | Ground                                   |
| $\overline{S0}, \overline{S2}$ | Chip Selects                | NC            | No Connect                               |
| A0 - A9, A11                   | Address Inputs              | SCL           | Serial Presence Detect Clock Input       |
| A10/AP                         | Address Input/Autoprecharge | SDA           | Serial Presence Detect Data Input/Output |
| BA0, BA1                       | SDRAM Bank Address Inputs   | SA0-2         | Serial Presence Detect Address Inputs    |
| WP                             | SPD Write Protect           | REGE          | Register Enable                          |

## Pinout

| Pin# | Front Side | Pin# | Back Side | Pin# | Front Side      | Pin# | Back Side        | Pin# | Front Side      | Pin# | Back Side | Pin# | Front Side | Pin# | Back Side |
|------|------------|------|-----------|------|-----------------|------|------------------|------|-----------------|------|-----------|------|------------|------|-----------|
| 1    | $V_{SS}$   | 85   | $V_{SS}$  | 22   | CB1             | 106  | CB5              | 43   | $V_{SS}$        | 127  | $V_{SS}$  | 64   | $V_{SS}$   | 148  | $V_{SS}$  |
| 2    | DQ0        | 86   | DQ32      | 23   | $V_{SS}$        | 107  | $V_{SS}$         | 44   | NC              | 128  | CKE0      | 65   | DQ21       | 149  | DQ53      |
| 3    | DQ1        | 87   | DQ33      | 24   | NC              | 108  | NC               | 45   | $\overline{S2}$ | 129  | NC        | 66   | DQ22       | 150  | DQ54      |
| 4    | DQ2        | 88   | DQ34      | 25   | NC              | 109  | NC               | 46   | DQMB2           | 130  | DQMB6     | 67   | DQ23       | 151  | DQ55      |
| 5    | DQ3        | 89   | DQ35      | 26   | $V_{DD}$        | 110  | $V_{DD}$         | 47   | DQMB3           | 131  | DQMB7     | 68   | $V_{SS}$   | 152  | $V_{SS}$  |
| 6    | $V_{DD}$   | 90   | $V_{DD}$  | 27   | $\overline{WE}$ | 111  | $\overline{CAS}$ | 48   | NC              | 132  | NC        | 69   | DQ24       | 153  | DQ56      |
| 7    | DQ4        | 91   | DQ36      | 28   | DQMB0           | 112  | DQMB4            | 49   | $V_{DD}$        | 133  | $V_{DD}$  | 70   | DQ25       | 154  | DQ57      |
| 8    | DQ5        | 92   | DQ37      | 29   | DQMB1           | 113  | DQMB5            | 50   | NC              | 134  | NC        | 71   | DQ26       | 155  | DQ58      |
| 9    | DQ6        | 93   | DQ38      | 30   | $\overline{S0}$ | 114  | NC               | 51   | NC              | 135  | NC        | 72   | DQ27       | 156  | DQ59      |
| 10   | DQ7        | 94   | DQ39      | 31   | NC              | 115  | $\overline{RAS}$ | 52   | CB2             | 136  | CB6       | 73   | $V_{DD}$   | 157  | $V_{DD}$  |
| 11   | DQ8        | 95   | DQ40      | 32   | $V_{SS}$        | 116  | $V_{SS}$         | 53   | CB3             | 137  | CB7       | 74   | DQ28       | 158  | DQ60      |
| 12   | $V_{SS}$   | 96   | $V_{SS}$  | 33   | A0              | 117  | A1               | 54   | $V_{SS}$        | 138  | $V_{SS}$  | 75   | DQ29       | 159  | DQ61      |
| 13   | DQ9        | 97   | DQ41      | 34   | A2              | 118  | A3               | 55   | DQ16            | 139  | DQ48      | 76   | DQ30       | 160  | DQ62      |
| 14   | DQ10       | 98   | DQ42      | 35   | A4              | 119  | A5               | 56   | DQ17            | 140  | DQ49      | 77   | DQ31       | 161  | DQ63      |
| 15   | DQ11       | 99   | DQ43      | 36   | A6              | 120  | A7               | 57   | DQ18            | 141  | DQ50      | 78   | $V_{SS}$   | 162  | $V_{SS}$  |
| 16   | DQ12       | 100  | DQ44      | 37   | A8              | 121  | A9               | 58   | DQ19            | 142  | DQ51      | 79   | CK2        | 163  | CK3       |
| 17   | DQ13       | 101  | DQ45      | 38   | A10/AP          | 122  | BA0              | 59   | $V_{DD}$        | 143  | $V_{DD}$  | 80   | NC         | 164  | NC        |
| 18   | $V_{DD}$   | 102  | $V_{DD}$  | 39   | BA1             | 123  | A11              | 60   | DQ20            | 144  | DQ52      | 81   | WP         | 165  | SA0       |
| 19   | DQ14       | 103  | DQ46      | 40   | $V_{DD}$        | 124  | $V_{DD}$         | 61   | NC              | 145  | NC        | 82   | SDA        | 166  | SA1       |
| 20   | DQ15       | 104  | DQ47      | 41   | $V_{DD}$        | 125  | CK1              | 62   | NC              | NC   | NC        | 83   | SCL        | 167  | SA2       |
| 21   | CB0        | 105  | CB4       | 42   | CK0             | 126  | NC               | 63   | NC              | 147  | REGE      | 84   | $V_{DD}$   | 168  | $V_{DD}$  |

**Note:** All pin assignments are consistent with all 8-byte unbuffered versions.


### x72 ECC SDRAM DIMM Block Diagram (1 Bank, x8 SDRAMs)




## Clock Wiring

### Clock Net Wiring (CK0):

One of three SDRAM outputs is shown. All PLL clock SDRAM loads are equal--achieved in part through equal-length wiring.



### Terminated Clock Nets (CK1, CK2, CK3):



- Notes:
1. The PLL is programmed via a combination of the feedback path and on-DIMM loading. PLL feedback produces zero phase shift from the delayed CK0 input.
  2. Card wiring and capacitance loading variation:  $\pm 100$  ps.
  3. Timing is based on a driver with a 1 Volt/ns rise time.
  4. Feedback Capacitor Value determined by PLL phase characteristics.



## Input/Output Functional Description

| Symbol  | Type         | Signal | Polarity                           | Function  |
|---|--------------|--------|------------------------------------|---|
| CK0 - CK3                                       | Input        | Pulse  | Positive Edge                      | The system clock inputs. All the SDRAM inputs are sampled on the rising edge of their associated clock. CK0 drives the PLL. CK1, CK2, and CK3 are terminated.   |
| CKE0  | Input        | Level  | Active High                        | Activates the SDRAM CK signal when high and deactivates the CK signal when low. By deactivating the clocks, CKE low initiates the Power Down mode, the Suspend mode, or the Self Refresh mode.  |
| $\overline{S_0}, \overline{S_2}$                | Input        | Pulse  | Active Low                         | Enables the associated SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.  |
| $\overline{RAS}, \overline{CAS}, \overline{WE}$ | Input        | Pulse  | Active Low                         | When sampled at the positive rising edge of the clock, $\overline{CAS}$ , $\overline{RAS}$ , and $\overline{WE}$ define the operation to be executed by the SDRAM.  |
| BA0, 1  | Input        | Level  | —                                  | Selects which SDRAM bank of four is activated.  |
| A0 - A9, A11, A10/AP                            | Input        | Level  | —                                  | During a Bank Activate command cycle, A0-A11 defines the row address (RA0-RA11) when sampled at the rising clock edge.<br>During a Read or Write command cycle, A0-A9 defines the column address (CA0-CA9) when sampled at the rising clock edge. In addition to the column address, AP is used to invoke auto-precharge operation at the end of the burst read or write cycle. If AP is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If AP is low, autoprecharge is disabled.<br>During a Precharge command cycle, AP is used in conjunction with BA0, BA1 to control which bank(s) to precharge. If AP is high, all banks will be precharged regardless of the state of BA0 or BA1. If AP is low, then BA0 and BA1 are used to define which bank to precharge. |
| DQ0 - DQ63, CB0 - CB7                           | Input Output | Level  | —                                  | Data and Check Bit Input/Output pins.   |
| DQMB0 - DQMB7                                   | Input        | Pulse  | Active High                        | The Data Input/Output masks, associated with one data byte, place the DQ buffers in a high impedance state when sampled high. In Read mode, DQMB has a latency of three clock cycles in Registered mode, and controls the output buffers like an output enable.<br>In Write mode, DQMB has a latency of one clock cycle in Registered mode. In this case, DQMB operates as a byte mask by allowing input data to be written if it is low but blocks the write operation if it is high.  |
| $V_{DD}, V_{SS}$                                | Supply       |        |                                    | Power and ground for the module.  |
| REGE  | Input        | Level  | Active High (Register Mode Enable) | The Register Enable pin is used to permit the DIMM to operate in Buffered mode (inputs re-driven asynchronously) or Registered mode (signals re-driven to SDRAMs when clock rises, and held valid until next rising clock).   |
| SA0 - 2   | Input        | Level  | —                                  | These signals are tied at the system planar to either $V_{SS}$ or $V_{DD}$ to configure the SPD EEPROM.   |
| SDA   | Input Output | Level  | —                                  | This is a bidirectional pin used to transfer data into or out of the SPD EEPROM. A resistor must be connected from the SDA bus line to $V_{DD}$ to act as a pullup.   |
| SCL   | Input        | Pulse  | —                                  | This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from the SCL bus line to $V_{DD}$ to act as a pullup.   |
| WP  | Input        | Level  | Active High                        | This signal is pulled low on the DIMM to enable data to be written into the last 128 bytes of the SPD EEPROM.   |



## Serial Presence Detect (Part 1 of 2)

| Byte # | Description  | SPD Entry Value                                   | Serial PD Data Entry (Hexadecimal) | Notes |
|--------|--|---|------------------------------------|-------|
| 0      | Number of Serial PD Bytes Written during Production                            | 128   | 80                                 |       |
| 1      | Total Number of Bytes in Serial PD device                                      | 256   | 08                                 |       |
| 2      | Fundamental Memory Type  | SDRAM   | 04                                 |       |
| 3      | Number of Row Addresses on Assembly  | 12  | 0C                                 |       |
| 4      | Number of Column Addresses on Assembly   | 10  | 0A                                 |       |
| 5      | Number of DIMM Banks   | 1   | 01                                 |       |
| 6 - 7  | Data Width of Assembly   | x72   | 4800                               |       |
| 8      | Assembly Voltage Interface Levels  | LVTTTL  | 01                                 |       |
| 9      | SDRAM Device Cycle Time (CL = 3)   | 7.5ns   | 75                                 | 1, 2  |
| 10     | SDRAM Device Access Time from Clock at CL=3                                    | 5.4ns   | 54                                 |       |
| 11     | Assembly Error Detection/Correction Scheme                                     | ECC   | 02                                 |       |
| 12     | Assembly Refresh Rate/Type   | SR/1X(15.625µs)                                   | 80                                 |       |
| 13     | SDRAM Device Width   | x8  | 08                                 |       |
| 14     | Error Checking SDRAM Device Width  | x8  | 08                                 |       |
| 15     | SDRAM Device Attr: Min Clk Delay, Random Col Access                            | 1 Clock   | 01                                 |       |
| 16     | SDRAM Device Attributes: Burst Lengths Supported                               | 1, 2, 4, 8, Full Page                             | 8F                                 |       |
| 17     | SDRAM Device Attributes: Number of Device Banks                                | 4   | 04                                 |       |
| 18     | SDRAM Device Attributes: $\overline{\text{CAS}}$ Latency                       | 2, 3  | 06                                 |       |
| 19     | SDRAM Device Attributes: $\overline{\text{CS}}$ Latency                        | 0   | 01                                 |       |
| 20     | SDRAM Device Attributes: $\overline{\text{WE}}$ Latency                        | 0   | 01                                 |       |
| 21     | SDRAM Module Attributes  | Registered/Buffered with PLL                      | IF                                 |       |
| 22     | SDRAM Device Attributes: General   | Write-1/Read Burst, Precharge All, Auto-Precharge | 0E                                 |       |
| 23     | Minimum Clock Cycle at CLX-1 (CL = 2)  | 15.0ns  | F0                                 | 1, 2  |
| 24     | Maximum Data Access Time ( $t_{AC}$ ) from Clock at CLX-1 (CL = 2)             | 9.0ns   | 90                                 |       |
| 25     | Minimum Clock Cycle Time at CLX-2 (CL = 1)                                     | N/A   | 00                                 |       |
| 26     | Maximum Data Access Time ( $t_{AC}$ ) from Clock at CLX-2 (CL = 1)             | N/A   | 00                                 |       |
| 27     | Minimum Row Precharge Time ( $t_{RP}$ ) -260, -360                             | 20.0ns  | 14                                 |       |
| 28     | Minimum Row Active to Row Active delay ( $t_{RD}$ )                            | 15.0ns  | 0F                                 |       |
| 29     | Minimum $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay ( $t_{RCD}$ ) | 20.0ns  | 14                                 |       |

1. In a registered DIMM, data is delayed an additional clock cycle due to the on-DIMM pipeline register (that is, Device CL [clock cycles] + 1 = DIMM  $\overline{\text{CAS}}$  latency).
2. Minimum application clock cycle time is 7.5ns (133MHz).
3. cc = Checksum Data byte, 00-FF (Hex).
4. "R" = Alphanumeric revision code, A-Z, 0-9.
5. rr = ASCII coded revision code byte "R".
6. ww = Binary coded decimal week code, 01-53 (Decimal) → 01-35 (Hex).
7. yy = Binary coded decimal year code, 00-99 (Decimal) → 00-63 (Hex).
8. ss = Serial number data byte, 00-FF (Hex).
9. These values apply to PC100 applications only.



## Serial Presence Detect (Part 2 of 2)

| Byte #    | Description  | SPD Entry Value             | Serial PD Data Entry (Hexadecimal)   | Notes |
|-----------|--|-----------------------------|--------------------------------------|-------|
| 30        | Minimum $\overline{\text{RAS}}$ Pulse width ( $t_{\text{RAS}}$ ) | 50.0ns                      | 32                                   |       |
| 31        | Module Bank Density  | 128MB                       | 20                                   |       |
| 32        | Address and Command Setup Time Before Clock                      | 1.5ns                       | 15                                   |       |
| 33        | Address and Command Hold Time After Clock                        | 0.8ns                       | 8                                    |       |
| 34        | Data Input Setup Time Before Clock                               | 1.5ns                       | 15                                   |       |
| 35        | Data Input Hold Time After Clock                                 | 0.8ns                       | 8                                    |       |
| 36 - 61   | Reserved   | Undefined                   | 00                                   |       |
| 62        | SPD Revision   | 02                          | 02                                   |       |
| 63        | Checksum for bytes 0 - 62  | Checksum Data               | cc                                   | 3     |
| 64 - 71   | Manufacturer's JEDEC ID Code                                     | IBM                         | A400000000000000                     |       |
| 72        | Assembly Manufacturing Location                                  | Toronto, Canada             | 91                                   |       |
|           |  | Vimercate, Italy            | 53                                   |       |
| 73 - 90   | Assembly Part Number   | ASCII '13M16734JC "R" -75AT | 31334D31363733344A43<br>rr2D37354154 | 4, 5  |
| 91 - 92   | Assembly Revision Code   | "R" plus ASCII blank        | rr20                                 | 5     |
| 93 - 94   | Assembly Manufacturing Date                                      | Year/Week Code              | yyww                                 | 6, 7  |
| 95 - 98   | Assembly Serial Number   | Serial Number               | ssssssss                             | 8     |
| 99 - 125  | Reserved   | Undefined                   | Not Specified                        |       |
| 126       | Module Supports this Clock Frequency                             | 100MHz                      | 64                                   | 9     |
| 127       | Attributes for clock frequency defined in Byte 126               | CLK0, CL=3, ConAP           | 85                                   | 9     |
| 128 - 255 | Open for Customer Use  | Undefined                   | 00                                   |       |

1. In a registered DIMM, data is delayed an additional clock cycle due to the on-DIMM pipeline register (that is, Device CL [clock cycles] + 1 = DIMM CAS latency).
2. Minimum application clock cycle time is 7.5ns (133MHz).
3. cc = Checksum Data byte, 00-FF (Hex).
4. "R" = Alphanumeric revision code, A-Z, 0-9.
5. rr = ASCII coded revision code byte "R".
6. ww = Binary coded decimal week code, 01-53 (Decimal) → 01-35 (Hex).
7. yy = Binary coded decimal year code, 00-99 (Decimal) → 00-63 (Hex).
8. ss = Serial number data byte, 00-FF (Hex).
9. These values apply to PC100 applications only.



## Absolute Maximum Ratings

| Symbol    | Parameter                       | Rating           | Units        | Notes  |
|-----------|---------------------------------|------------------|--------------|--------|
| $V_{DD}$  | Power Supply Voltage            | -0.3 to +4.6     |              |        |
| $V_{IN}$  | Input Voltage                   | SDRAM Devices    | -1.0 to +4.6 | V<br>1 |
|           |                                 | Serial PD Device | -0.3 to +6.5 |        |
|           |                                 | Register         | 0 - $V_{DD}$ |        |
|           |                                 | PLL              | 0 - $V_{DD}$ |        |
| $V_{OUT}$ | Output Voltage                  | SDRAM Devices    | -1.0 to +4.6 |        |
|           |                                 | Serial PD Device | -0.3 to +6.5 |        |
| $T_A$     | Operating Temperature (ambient) | 0 to +70         | °C           | 1      |
| $T_{STG}$ | Storage Temperature             | -55 to +125      | °C           | 1      |
| $P_D$     | Power Dissipation               | 6.55             | W            | 1, 2   |
| $I_{OUT}$ | Short Circuit Output Current    | 50               | mA           | 1      |
| $F_{OP}$  | Operating Frequency             | Min.             | 66           | MHz    |
|           |                                 | Max.             | 133          |        |

1. Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Maximum power is calculated assuming the physical bank is in Auto Refresh Mode.

## Recommended DC Operating Conditions ( $T_A = 0$ to $70^\circ\text{C}$ )

| Symbol   | Parameter          | Rating |      |                | Units | Notes |
|----------|--------------------|--------|------|----------------|-------|-------|
|          |                    | Min.   | Typ. | Max.           |       |       |
| $V_{DD}$ | Supply Voltage     | 3.0    | 3.3  | 3.6            | V     | 1     |
| $V_{IH}$ | Input High Voltage | 2.0    | —    | $V_{DD} + 0.3$ | V     | 1     |
| $V_{IL}$ | Input Low Voltage  | -0.3   | —    | 0.8            | V     | 1     |


1. All voltages referenced to  $V_{SS}$ .



**Capacitance** ( $T_A = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ ,  $V_{DD} = 3.3\text{V} \pm 0.3\text{V}$ )

| Symbol           | Parameter  | Organization | Units |
|------------------|--|--------------|-------|
|                  |  | x72 Max      |       |
| C <sub>I1</sub>  | Input Capacitance (A0 - A9, A10/AP, A11, BA0, BA1, WE, $\overline{\text{CAS}}$ , $\overline{\text{RAS}}$ , CKE0) | 11.5         | pF    |
| C <sub>I2</sub>  | Input Capacitance ( $\overline{\text{S0}}$ , $\overline{\text{S2}}$ )  | 9            | pF    |
| C <sub>I3</sub>  | Input Capacitance (DQMB0 - DQMB7)  | 9.5          | pF    |
| C <sub>I4</sub>  | Input Capacitance (REGE)   | 10           | pF    |
| C <sub>I5</sub>  | Input Capacitance (CK0)  | 28           | pF    |
| C <sub>I6</sub>  | Input Capacitance (CK1 - CK3)  | 24           | pF    |
| C <sub>I7</sub>  | Input Capacitance (SA0 - SA2, SCL, WP)   | 9            | pF    |
| C <sub>IO1</sub> | Input/Output Capacitance (DQ0 - DQ63, CB0 - CB7)   | 16           | pF    |
| C <sub>IO2</sub> | Input/Output Capacitance (SDA)   | 11           | pF    |

### Device DC Output Load Circuit



### Input/Output Characteristics ( $T_A = 0$ to $+70^\circ C$ , $V_{DD} = 3.3V \pm 0.3V$ )

| Symbol     | Parameter   | x72                        |          | Units | Notes |         |
|------------|---|----------------------------|----------|-------|-------|---------|
|            |   | Min.                       | Max.     |       |       |         |
| $I_{I(L)}$ | Input Leakage Current, any input ( $0.0V \leq V_{IN} \leq 3.6V$ ), All Other Pins Not Under Test = 0V | Address and Control Inputs |          | 10    | 10    | $\mu A$ |
|            |   | DQ0-63, CB0 - 7            |          | -2    | +2    |         |
| $I_{O(L)}$ | Output Leakage Current ( $D_{OUT}$ is disabled, $0.0V \leq V_{OUT} \leq 3.6V$ )                       | DQ0-63, CB0 - 7            |          | -2    | +2    | $\mu A$ |
|            |   | SDA                        |          | -1    | +1    |         |
| $V_{OH}$   | Output Level<br>Output "H" Level Voltage ( $I_{OUT} = -2.0mA$ )                                       | 2.4                        | $V_{DD}$ | V     | 1     |         |
| $V_{OL}$   | Output Level<br>Output "L" Level Voltage ( $I_{OUT} = +2.0mA$ )                                       | 0.0                        | 0.4      |       |       |         |

1. See DC output load circuit.



**Operating, Standby, and Refresh Currents** ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V} \pm 0.3\text{V}$ )


| Parameter  | Symbol      | Test Condition  | Speed<br>-75A | Units | Notes |
|--|-------------|---|---------------|-------|-------|
| Operating Current<br>1 bank operation                | $I_{CC1}$   | $t_{RC} = t_{RC}(\text{min})$ , $t_{CK} = \text{min}$<br>Active-Precharge command cycling<br>without burst operation                                      | 875           | mA    | 1     |
| Precharge Standby Current in Power<br>Down Mode      | $I_{CC2P}$  | $\text{CKE0} \leq V_{IL}(\text{max})$ , $t_{CK} = \text{min}$ ,<br>$\overline{\text{CS}} = V_{IH}(\text{min})$  | 119           | mA    | 1     |
|  | $I_{CC2PS}$ | $\text{CKE0} \leq V_{IL}(\text{max})$ , $t_{CK} = \text{Infinity}$ ,<br>$\overline{\text{S0}}, \overline{\text{S2}} = V_{IH}(\text{min})$                 | 24            | mA    |       |
| Precharge Standby Current in Non-<br>Power Down Mode | $I_{CC2N}$  | $\text{CKE0} \geq V_{IH}(\text{min})$ , $t_{CK} = \text{min}$ ,<br>$\overline{\text{S0}}, \overline{\text{S2}} = V_{IH}(\text{min})$                      | 516           | mA    | 1     |
|  | $I_{CC2NS}$ | $\text{CKE0} \geq V_{IH}(\text{min})$ , $t_{CK} = \text{Infinity}$ ,<br>$\overline{\text{S0}}, \overline{\text{S2}} = V_{IH}(\text{min})$                 | 105           | mA    |       |
| No Operating Current<br>(Active state: 4bank)        | $I_{CC3N}$  | $\text{CKE0} \geq V_{IH}(\text{min})$ , $t_{CK} = \text{min}$ ,<br>$\overline{\text{S0}}, \overline{\text{S2}} = V_{IH}(\text{min})$                      | 626           | mA    | 1     |
|  | $I_{CC3P}$  | $\text{CKE0} \leq V_{IL}(\text{max})$ , $t_{CK} = \text{min}$ ,<br>$\overline{\text{S0}}, \overline{\text{S2}} = V_{IH}(\text{min})$<br>(Power Down Mode) | 201           | mA    | 1     |
| Burst Operating Current<br>(Active state: 4bank)     | $I_{CC4}$   | $t_{CK} = \text{min}$ ,<br>Read command cycling   | 1190          | mA    | 1, 2  |
| Auto (CBR) Refresh Current                           | $I_{CC5}$   | $t_{CK} = \text{min}$ ,<br>CBR command cycling  | 1821          | mA    | 1     |
| Self Refresh Current                                 | $I_{CC6}$   | $\text{CKE0} \leq 0.2\text{V}$  | 33            | mA    |       |

1. These parameters depend on the cycle rate and are measured with the cycle determined by the minimum value of  $t_{CK}$  and  $t_{RC}$ . Input signals are changed once during  $t_{CK}(\text{min})$ .  $t_{CK}(\text{min}) = 7.5\text{ns}$ .
2. The specified values are obtained with the DIMM data outputs open.

**AC Characteristics** ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V} \pm 0.3\text{V}$ )

1. An initial pause of  $200\mu\text{s}$ , with  $\text{CKE0}$  held high, is required after power-up. A Precharge All Banks command must be given followed by a minimum of eight Auto (CBR) Refresh cycles before or after the Mode Register Set operation.
2. AC timing tests have  $V_{IL} = 0.8\text{V}$  and  $V_{IH} = 2.0\text{V}$  with the timing referenced to the  $1.4\text{V}$  crossover point.
3. The Transition time is measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
4. AC measurements assume  $t_T = 1.2\text{ns}$  (1 Volt/ns rise).
5. In addition to meeting the transition rate specification, the clock and CKE must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner
6. A 1 ms stabilization time is required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal.
7. All timings are specified at the input receiver of the signal. This allows times to be specified at the end of the transmission line versus at the DIMM connector which may display significant reflections.

**AC Characteristics Diagram**



## Clock and Clock Enable Parameters

| Symbol    | Parameter  | -75A max.<br>(Device CL<br>$t_{RCD}, t_{RP} = 3, 3, 3$ ) |      | Units | Notes |
|-----------|--|--|------|-------|-------|
|           |  | Min.   | Max. |       |       |
| $t_{CK4}$ | Clock Cycle Time, DIMM $\overline{CAS}$ Latency = 4  | 7.5  | 1000 | ns    | 1     |
| $t_{AC4}$ | Clock Access Time, DIMM $\overline{CAS}$ Latency = 4 | —  | 5.65 | ns    | 1, 2  |
| $t_{CKH}$ | Clock High Pulse Width                               | 2.5  | —    | ns    | 3     |
| $t_{CKL}$ | Clock Low Pulse Width                                | 2.5  | —    | ns    | 3     |
| $t_{CES}$ | Clock Enable Setup Time                              | 1.65   | —    | ns    | 1     |
| $t_{CEH}$ | Clock Enable Hold Time                               | 0.35   | —    | ns    | 1     |
| $t_{SB}$  | Power Down Mode Entry Time                           | 0  | 7.5  | ns    |       |
| $t_T$     | Transition Time (Rise and Fall)                      | 0.5  | 10   | ns    |       |

1. DIMM  $\overline{CAS}$  latency = device CL [clock cycles] + 1 for the Register mode.
2. Access time is measured at 1.4V. See AC output load circuit.
3.  $t_{CKH}$  is the pulse width of CLK measured from the positive edge to the negative edge referenced to  $V_{IH}$  (min).  $t_{CKL}$  is the pulse width of CLK measured from the negative edge to the positive edge referenced to  $V_{IL}$  (max).

## Common Parameters

| Symbol    | Parameter   | -75A |        | Units | Notes |
|-----------|---|------|--------|-------|-------|
|           |   | Min. | Max.   |       |       |
| $t_{CS}$  | Command Setup Time  | 1.65 |        | ns    | 1     |
| $t_{CH}$  | Command Hold Time   | 0.35 |        | ns    | 1     |
| $t_{AS}$  | Address and Bank Select Setup Time                          | 1.65 |        | ns    | 1     |
| $t_{AH}$  | Address and Bank Select Hold Time                           | 0.35 |        | ns    | 1     |
| $t_{RCD}$ | $\overline{RAS}$ to $\overline{CAS}$ Delay                  | 20.0 |        | ns    | 1     |
| $t_{RC}$  | Bank Cycle Time   | 67.5 |        | ns    | 1     |
| $t_{RAS}$ | Active Command Period                                       | 50   | 100000 | ns    | 1     |
| $t_{RP}$  | Precharge Time  | 20.0 |        | ns    | 1     |
| $t_{RRD}$ | Bank to Bank Delay Time                                     | 15   |        | ns    | 1     |
| $t_{CCD}$ | $\overline{CAS}$ to $\overline{CAS}$ Delay Time (Same Bank) | 1    |        | CLK   |       |

1. These parameters account for the number of clock cycles and depend on the operating frequency of the clock as follows: the number of clock cycles = specified value of timing/clock period (count fractions as a whole number).

## Mode Register Set Cycle

| Symbol    | Parameter                    | -75A |      | Units |
|-----------|------------------------------|------|------|-------|
|           |                              | Min. | Max. |       |
| $t_{RSC}$ | Mode Register Set Cycle Time | 2    | —    | CLK   |

## Refresh Cycle

| Symbol     | Parameter                     | -75A |        | Units   | Notes |
|------------|-------------------------------|------|--------|---------|-------|
|            |                               | Min. | Max.   |         |       |
| $t_{REF}$  | Refresh Period                | —    | 64     | ms      | 1, 2  |
| $t_{REFI}$ | Average Refresh Interval Time | —    | 15.625 | $\mu$ s |       |
| $t_{REFC}$ | Row Refresh Cycle Time        | 75   | —      | ns      |       |
| $t_{SREX}$ | Self Refresh Exit Time        | 10   | —      | ns      | 3     |

1. 4096 cycles.
2. Any time that the Refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh commands must be given to “wake up” the device.
3. Self Refresh exit is asynchronous, requiring 10ns to ensure initiation. Self Refresh exit is complete in 10ns +  $t_{RC}$ .

## Read Cycle

| Symbol    | Parameter                       | -75A |      | Units | Notes |
|-----------|---------------------------------|------|------|-------|-------|
|           |                                 | Min. | Max. |       |       |
| $t_{OH}$  | Data Out Hold Time              | 2.45 |      | ns    |       |
| $t_{LZ}$  | Data Out to Low Impedance Time  | 0.6  |      | ns    |       |
| $t_{HZ3}$ | Data Out to High Impedance Time | 3.6  | 6.6  | ns    | 1     |
| $t_{DQZ}$ | DQM Data Out Disable Latency    | 3    |      | CLK   |       |

1. Referenced to the time at which the output achieves the open circuit condition, not to output voltage levels.

## Write Cycle

| Symbol     | Parameter   | -75A |      | Units |
|------------|---|------|------|-------|
|            |   | Min. | Max. |       |
| $t_{DS}$   | Data In Setup Time                                      | 1.75 |      | ns    |
| $t_{DH}$   | Data In Hold Time                                       | 1.05 |      | ns    |
| $t_{DPL}$  | Data input to Precharge                                 | 15   |      | ns    |
| $t_{DAL3}$ | Data in to Active Delay ( $\overline{CAS}$ Latency = 3) | 5    |      | CLK   |
| $t_{DQW}$  | DQM Write Mask Latency                                  | 1    |      | CLK   |

## Presence Detect Read and Write Cycle


| Symbol       | Parameter   | Min. | Max. | Units   | Notes |
|--------------|---|------|------|---------|-------|
| $f_{SCL}$    | SCL Clock Frequency   |      | 100  | kHz     |       |
| $T_I$        | Noise Suppression Time Constant at SCL, SDA Inputs            |      | 100  | ns      |       |
| $t_{AA}$     | SCL Low to SDA Data Out Valid                                 | 0.3  | 3.5  | $\mu$ s |       |
| $t_{BUF}$    | Time the Bus Must Be Free before a New Transmission Can Start | 4.7  |      | $\mu$ s |       |
| $t_{HD:STA}$ | Start Condition Hold Time                                     | 4.0  |      | $\mu$ s |       |
| $t_{LOW}$    | Clock Low Period  | 4.7  |      | $\mu$ s |       |
| $t_{HIGH}$   | Clock High Period   | 4.0  |      | $\mu$ s |       |
| $t_{SU:STA}$ | Start Condition Setup Time (for a Repeated Start Condition)   | 4.7  |      | $\mu$ s |       |
| $t_{HD:DAT}$ | Data In Hold Time   | 0    |      | $\mu$ s |       |
| $t_{SU:DAT}$ | Data In Setup Time  | 250  |      | ns      |       |
| $t_r$        | SDA and SCL Rise Time   |      | 1    | $\mu$ s |       |
| $t_f$        | SDA and SCL Fall Time   |      | 300  | ns      |       |
| $t_{SU:STO}$ | Stop Condition Setup Time                                     | 4.7  |      | $\mu$ s |       |
| $t_{DH}$     | Data Out Hold Time  | 300  |      | ns      |       |
| $t_{WR}$     | Write Cycle Time  |      | 15   | ms      | 1     |

1. The write cycle time ( $t_{WR}$ ) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high per the bus-level pull-up resistor, and the device does not respond to its slave address.

## Wiring and Topology

This section contains the information needed to understand the timing relationships presented in AC Characteristics. Each timing parameter is measured at the first receiving device (SDRAM DQ pin for input data, register input pin for address and control, and PLL CLK input pin for clock). This section will enable the user to understand the pin numbers on the DIMM, the net structures, and the loading associated with these devices. For detailed timing analysis, contact the IBM Marketing Representative for simulation models. Modeling is strongly recommended to determine delay adders of the entire net structure.

**Pin Assignments for the 128Mb SDRAM Planar Component (Top View)**



The table below describes the DQ wiring information for each SDRAM on the DIMM. Note that the DQ wiring is different from that described in the Block Diagram on page 4; the DQs are scrambled within the same device for wiring optimization.

### Data Wiring Cross Reference

| DQ SDRAM Designator | DQ SDRAM Pin Number | Device position to DIMM Tab Data I/O <sup>1</sup> |    |     |    |    |    |    |    |    |  |
|---------------------|---------------------|---|----|-----|----|----|----|----|----|----|--|
|                     |                     | D0  | D1 | D2  | D3 | D4 | D5 | D6 | D7 | D8 |  |
| DQ0                 | 2                   | 7   | 15 | CB1 | 23 | 31 | 32 | 40 | 48 | 56 |  |
| DQ1                 | 5                   | 6   | 14 | CB5 | 22 | 30 | 33 | 41 | 49 | 57 |  |
| DQ2                 | 8                   | 5   | 13 | CB0 | 21 | 29 | 34 | 42 | 50 | 58 |  |
| DQ3                 | 11                  | 4   | 12 | CB4 | 20 | 28 | 35 | 43 | 51 | 59 |  |
| DQ4                 | 44                  | 3   | 11 | CB7 | 19 | 27 | 36 | 44 | 52 | 60 |  |
| DQ5                 | 47                  | 2   | 10 | CB3 | 18 | 26 | 37 | 45 | 53 | 61 |  |
| DQ6                 | 50                  | 1   | 9  | CB6 | 17 | 25 | 38 | 46 | 54 | 62 |  |
| DQ7                 | 53                  | 0   | 8  | CB2 | 16 | 24 | 39 | 47 | 55 | 63 |  |

1. These numbers can be associated with the corresponding DIMM tab pin by referencing the DIMM connector pinout on page 3 of this specification. Example: DQ14 at the DIMM tab (pin 19) is wired to SDRAM device position D1, pin 5.

### Data Topology

| TL0   |       | TL1   |       | Total |       | Unit |
|-------|-------|-------|-------|-------|-------|------|
| Min   | Max   | Min   | Max   | Min   | Max   |      |
| 0.134 | 0.312 | 0.787 | 1.018 | 0.838 | 1.285 | in.  |

Note: Transmission lines ("TL") are represented as cylinders and labeled with length designators. These are the only lines which represent physical trace segments.  
 For more detailed topology information please refer to the current PC133 SDRAM Registered DIMM specification.

The table below describes the input wiring for each clock on the DIMM.

### Clock Input Wiring

| CK0                     | CK1            | CK2            | CK3            |
|-------------------------|----------------|----------------|----------------|
| PLL CLK Input<br>Pin 24 | Termination RC | Termination RC | Termination RC |

### Clock Topology

| TL0   | TL1   | Unit |
|-------|-------|------|
| 0.127 | 2.647 | in.  |

The table below describes the address and control information for each signal on the DIMM. Note that several signals are double loaded at the input of the register.

### Register Input Wiring

| Register Pin number | Register 1 Signal | Register 2 Signal |
|---------------------|-------------------|-------------------|
| 30                  | CLK               | CLK               |
| 31                  | $\overline{WE}$   | BA0               |
| 33                  | $\overline{CAS}$  | A10               |
| 34                  | DQMB0             | A11               |
| 36                  | DQMB4             | BA1               |
| 37                  | DQMB1             | NC                |
| 38                  | DQMB5             | CKE0              |
| 40                  | $\overline{S0}$   | $\overline{S2}$   |
| 41                  | $\overline{RAS}$  | DQMB6             |
| 42                  | A0                | DQMB2             |
| 43                  | A1                | DQMB7             |
| 44                  | A2                | DQMB3             |
| 45                  | A3                | NC                |
| 47                  | A4                | NC                |
| 48                  | A5                | NC                |
| 49                  | A6                | NC                |
| 51                  | A7                | NC                |
| 52                  | A9                | NC                |
| 54                  | A8                | NC                |

### Address/Control Signal Topology

DIMM Connector — TL0 — [Register Input] [Register Input]

| TL0   |       | Unit |
|-------|-------|------|
| Min   | Max   |      |
| 0.293 | 0.686 | in.  |


Note: Each Signal has two register input loads with the exception of DQMBs and Chip Selects ( $\overline{S0}$  and  $\overline{S2}$ ) which have one. For more detailed topology information please refer to the current PC133 SDRAM Registered DIMM specification.

### Functional Description and Timing Diagrams

Refer to the IBM 128Mb Synchronous DRAM data sheet (Document 33L8019.) for the functional description and timing diagrams for buffered-mode operation.

Refer to the IBM Application Notes *Serial Presence Detect on Memory DIMMs* and *SDRAM Presence Detect Definitions* for the Serial Presence Detect functional description and timings.

### Layout Drawing



**Note:** All dimensions are typical unless otherwise stated. Millimeters  
Inches



## Revision Log

| Rev  | Contents of Modification |
|------|--------------------------|
| 4/00 | Initial release          |



© Copyright International Business Machines Corporation 1999, 2000

All Rights Reserved

Printed in the United States of America April 2000

The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both.

IBM            IBM Logo

Other company, product and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in implantation or other life support applications where malfunction may result in injury or death to persons. The information contained in this document does not affect or change IBM product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will IBM be liable for damages arising directly or indirectly from any use of the information contained in this document.

IBM Microelectronics Division  
1580 Route 52, Bldg. 504  
Hopewell Junction,  
NY 12533-6351

The IBM home page can be found at  
<http://www.ibm.com>

The IBM Microelectronics Division home page  
can be found at <http://www.chips.ibm.com>

06K7739.H03380  
4/00