

# **PRELIMINARY**

# COP414L/COP314L Single-Chip N-Channel Microcontrollers

# General Description

The COP414L Single-Chip N-Channel Microcontrollers are members of the COPS™ family, fabricated using N-channel, silicon gate MOS technology. This Controller Oriented Processor is a complete microcomputer containing all system timing, internal logic, ROM, RAM and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. The COP414L is an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized Controller Oriented Processor at a low end-product cost.

The COP314L is an exact functional equivalent but extended temperature version of COP414L.

The COP414L can be emulated by the COP404C. The COP401L should be used for exact emulation.

#### **Features**

- Late waferfab programming of ROM and I/O for fast delivery of units
- Low cost
- Powerful instruction set
- 512 x 8 ROM, 32 x 4 RAM
- 15 I/O lines
- Two-level subroutine stack
- 16 µs instruction time
- Single supply operation (4.5V-6.3V)
- Low current drain (6 mA max)
- Internal binary counter register with MICROWIRE™ serial I/O capability
- General purpose and TRI-STATE® outputs
- LSTTL/CMOS compatible in and out
- Software/hardware compatible with other members of COP400 family
- Extended temperature range device
  - COP314L (-40°C to +85°C)
- Wider supply range (4.5V-6.3V) optionally available

# **Block Diagram** ¥ 10 CLOCK GENERATOR INSTRUCTION CLOCK (SYNC) DIVIDER PROGRAM MEMORY ADDRESS INSTRUCTION BECODE/CONTROL SKIP LOGIC SKL 2-LEVEL STACE MICROWIRE 1/6 SIO 2 SIO 2 SIO 1 SIO SERIAL I/O REGISTER VO CONTROLS REGISTER L DRIVERS LE LE LA L3 L2 TL/DD/8814-1 FIGURE 1. COP414L

### COP414L

# **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin Relative to GND

Lead Temperature (Soldering, 10 sec.)

-0.5V to +10V 0°C to +70°C

Ambient Operating Temperature
Ambient Storage Temperature

 $-65^{\circ}\text{C}$  to  $+\,150^{\circ}\text{C}$ 

Power Dissipation COP414L

0.65W at 25°C 0.3W at 70°C

Total Source Current

120 mA

Total Sink Current 100 mA Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electri-

cal specifications are not ensured when operating the device at absolute maximum ratings.

# DC Electrical Characteristics $0^{\circ}\text{C} \le T_{A} \le +70^{\circ}\text{C}$ , $4.5\text{V} \le \text{V}_{CC} \le 6.3\text{V}$ unless otherwise noted

300°C

| Parameter                                     | rameter Conditions Mir             |                     | Max | Units |  |
|---|------------------------------------|---------------------|-----|-------|--|
| Standard Operating Voltage (V <sub>CC</sub> ) |                                    | 4.5                 | 6.3 | V     |  |
| Power Supply Ripple (Note 1)                  | Peak to Peak                       |                     | 0.5 | ٧     |  |
| Operating Supply Current                      | All Inputs and Outputs Open        |                     | 6   | mA    |  |
| Input Voltage Levels                          |                                    |                     |     |       |  |
| CKI Input Levels                              |                                    |                     |     |       |  |
| Ceramic Resonator Input (÷8)                  |                                    |                     |     |       |  |
| Logic High (V <sub>IH</sub> )                 | V <sub>CC</sub> = Max              | 3.0                 |     | ٧     |  |
| Logic High (V <sub>IH</sub> )                 | $V_{CC} = 5V \pm 5\%$              | 2.0                 |     |       |  |
| Logic Low (V <sub>IL</sub> )                  |                                    | -0.3                | 0.4 | ٧     |  |
| Schmitt Trigger Input (÷4)                    |                                    |                     |     |       |  |
| Logic High (V <sub>IH</sub> )                 |                                    | 0.7 V <sub>CC</sub> |     | ٧     |  |
| Logic Low (V <sub>IL</sub> )                  |                                    | -0.3                | 0.6 | ٧     |  |
| RESET Input Levels                            | (Schmitt Trigger Input)            |                     |     |       |  |
| Logic High                                    |                                    | 0.7 V <sub>CC</sub> |     | ٧     |  |
| Logic Low                                     |                                    | -0.3                | 0.6 | V     |  |
| SO Input Level (Test Mode)                    | (Note 2)                           | 2.0                 | 2.5 | V     |  |
| All Other Inputs                              | :                                  | •                   |     |       |  |
| Logic High                                    | V <sub>CC</sub> = Max              | 3.0                 |     | V     |  |
| Logic High                                    | With TTL Trip Level Options        | 2.0                 |     | V     |  |
| Logic Low                                     | Selected, V <sub>CC</sub> = 5V ±5% | -0.3                | 0.8 | ٧     |  |
| Logic High                                    | With High Trip Level Options       | 3.6                 |     | ٧     |  |
| Logic Low                                     | Selected                           | -0.3                | 1.2 | ٧     |  |
| Input Capacitance                             |                                    |                     | 7   | pF    |  |
| Hi-Z Input Leakage                            |                                    | -1                  | + 1 | μΑ    |  |
| Output Voltage Levels                         |                                    |                     |     |       |  |
| LSTTL Operation                               | $V_{CC} = 5V \pm 10\%$             |                     |     |       |  |
| Logic High (VOH)                              | $I_{OH} = -25 \mu A$               | 2.7                 |     | V     |  |
| Logic Low (V <sub>OL</sub> )                  | I <sub>OL</sub> = 0.36 mA          |                     | 0.4 | V     |  |
| CMOS Operation                                |                                    |                     |     | -     |  |
| Logic High                                    | I <sub>OH</sub> = -10 μA           | V <sub>CC</sub> - 1 |     | V     |  |
| Logic Low                                     | $I_{OL} = +10 \mu\text{A}$         | 1000                | 0.2 | v     |  |

Note 1: V<sub>CC</sub> voltage change must be less than 0.5V in a 1 ms period to maintain proper operation.

Note 2: SO output "0" level must be less than 0.8V for normal operation.

COP414L DC Electrical Characteristics  $0^{\circ}C \le T_A \le +70^{\circ}C$ ,  $4.5V \le V_{CC} \le 6.3V$  unless otherwise noted (Continued)

| Parameter   | Conditions                                     | Min  | Max   | Units    |
|---|--|------|-------|----------|
| Output Current Levels   |  | •    |       |          |
| Output Sink Current   |  |      | ļ     |          |
| SO and SK Ouputs (IOL)  | V <sub>CC</sub> = 6.3V, V <sub>OL</sub> = 0.4V | 1.2  |       | mA       |
|   | $V_{CC} = 4.5V, V_{OL} = 0.4V$                 | 0.9  |       | mA       |
| $L_0-L_7$ Outputs, $G_0-G_3$ and                                | $V_{CC} = 6.3V, V_{OL} = 0.4V$                 | 0.4  |       | mA       |
| LSTTL D <sub>0</sub> -D <sub>3</sub> Outputs (I <sub>OL</sub> ) | $V_{CC} = 4.5V, V_{OL} = 0.4V$                 | 0.4  |       | mA       |
| CKI (Single-pin RC Oscillator)                                  | $V_{CC} = 4.5, V_{IH} = 3.5V$                  | 2    |       | mA       |
| ско   | $V_{CC} = 4.5, V_{OL} = 0.4V$                  | 0.2  |       | mA       |
| Output Source Current   |  |      |       |          |
| Standard Configuration,   | $V_{CC} = 6.3V, V_{OH} = 2.0V$                 | -75  | -480  | μΑ       |
| All Outputs (I <sub>OH</sub> )                                  | $V_{CC} = 4.5V, V_{OH} = 2.0V$                 | -30  | -250  | μА       |
| Push-Pull Configuration   | $V_{CC} = 6.3V, V_{OH} = 2.4V$                 | -1.4 |       | mA       |
| SO and SK Outputs (I <sub>OH</sub> )                            | V <sub>CC</sub> = 4.5V, V <sub>OH</sub> = 1.0V | -1.2 |       | mA       |
| Input Load Source Current                                       | $V_{CC} = 5.0V, V_{IL} = 0V$                   | -10  | -140  | μΑ       |
| Open Drain Output Leakage                                       |  | -2.5 | + 2.5 | μΑ       |
| Total Sink Current Allowed                                      |  |      |       |          |
| All Outputs Combined  |  |      | 100   | mA       |
| D Port  | i i  |      | 100   | mA       |
| L <sub>7</sub> -L <sub>4</sub> , G Port                         |  |      | 4     | mA<br>mA |
| L <sub>3</sub> -L <sub>0</sub><br>Any Other Pin                 |  |      | 2.0   | mA       |
| Total Source Current Allowed                                    |  |      |       |          |
| All I/O Combined  |  |      | 120   | mA       |
| L7-L4   |  |      | 60    | mA       |
| L3-L0   |  |      | 60    | mA       |
| Each L Pin  |  |      | 25    | mA       |
| Any Other Pin   |  |      | 1.5   | mA       |

### COP314L

# **Absolute Maximum Ratings**

Voltage at Any Pin Relative to GND -0.5V to +10V

Ambient Operating Temperature -40°C to +85°C

Ambient Storage Temperature -65°C to +150°C

Lead Temperature

(Soldering, 10 seconds) 300°C

Power Dissipation

COP314L

0.65W at 25°C 0.20W at 85°C

Total Source Current

....

Total Sink Current

120 mA 100 mA

Note: Absolute maximum ratings indicate limits beyond

which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

# **DC Electrical Characteristics**

COP314L:  $-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$ ,  $4.5\text{V} \le \text{V}_{CC} \le 5.5\text{V}$  unless otherwise noted

| Parameter                                     | Conditions                         | Min                 | Max | Units |
|---|------------------------------------|---------------------|-----|-------|
| Standard Operating Voltage (V <sub>CC</sub> ) |                                    | 4.5                 | 5.5 | ٧     |
| Power Supply Ripple (Note 1)                  | Peak to Peak                       |                     | 0.5 | ٧     |
| Operating Supply Current                      | All Inputs and Outputs Open        |                     | 8   | mA    |
| Input Voltage Levels                          |                                    |                     |     |       |
| Ceramic Resonator Input (÷8)<br>Crystal Input |                                    |                     |     |       |
| Logic High (V <sub>IH</sub> )                 | V <sub>CC</sub> = Max              | 3.0                 |     |       |
| Logic High (V <sub>IH</sub> )                 | $V_{CC} = 5V \pm 5\%$              | 2.2                 |     | V     |
| Logic Low (V <sub>IL</sub> )                  |                                    | -0.3                | 0.3 | V     |
| Schmitt Trigger Input (÷4)                    |                                    |                     |     |       |
| Logic High (V <sub>IH</sub> )                 |                                    | 0.7 V <sub>CC</sub> |     | V     |
| Logic Low (V <sub>IL</sub> )                  |                                    | -0.3                | 0.4 | V     |
| RESET Input Levels                            | (Schmitt Trigger Input)            |                     |     |       |
| Logic High                                    |                                    | 0.7 V <sub>CC</sub> |     | V     |
| Logic Low                                     |                                    | -0.3                | 0.4 | V     |
| SO Input Level (Test Mode)                    | (Note 2)                           | 2.2                 | 2.5 | V     |
| All Other Inputs                              |                                    | 1                   |     |       |
| Logic High                                    | V <sub>CC</sub> = Max              | 3.0                 |     | l v   |
| Logic High                                    | With TTL Trip Level Options        | 2.2                 |     | V     |
| Logic Low                                     | Selected, V <sub>CC</sub> = 5V ±5% | -0.3                | 0.6 | V     |
| Logic High                                    | With High Trip Level Options       | 3.6                 |     | V     |
| Logic Low                                     | Selected                           | -0.3                | 1.2 | V     |
| Input Capacitance                             |                                    |                     | 7   | pF    |
| Hi-Z Input Leakage                            |                                    | -2                  | +2  | μА    |
| Output Voltage Levels                         |                                    |                     |     |       |
| LSTTL Operation                               | $V_{CC} = 5V \pm 10\%$             | 1                   |     |       |
| Logic High (V <sub>OH</sub> )                 | $I_{OH} = -20 \mu\text{A}$         | 2.7                 |     | V     |
| Logic Low (VOL)                               | I <sub>OL</sub> = 0.36 mA          |                     | 0.4 | V     |
| CMOS Operation                                |                                    |                     |     |       |
| Logic High                                    | $I_{OH} = -10 \mu\text{A}$         | V <sub>CC</sub> - 1 |     | v     |
| Logic Low                                     | $I_{OL} = +10 \mu A$               |                     | 0.2 | V     |

Note 1: V<sub>CC</sub> voltage change must be less than 0.5V in a 1 ms period to maintain proper operation.

Note 2: SO output "0" level must be less than 0.6V for normal operation.

# COP314L

# **DC Electrical Characteristics** (Continued)

COP314L:  $-40^{\circ}C \leq T_{\mbox{\scriptsize A}} \leq +85^{\circ}\mbox{\scriptsize C},\, 4.5V \leq V_{\mbox{\scriptsize CC}} \leq 5.5V$  unless otherwise noted

| Parameter  | Conditions                     | Min          | Max  | Units    |
|--|--------------------------------|--------------|------|----------|
| Output Current Levels  |                                |              | ·    |          |
| Output Sink Current  |                                |              |      |          |
| SO and SK Outputs (IOL)  | $V_{CC} = 5.5V, V_{OL} = 0.4V$ | 1.0          |      | mA       |
|  | $V_{CC} = 4.5V, V_{OL} = 0.4V$ | 0.8          |      | mA       |
| L <sub>0</sub> -L <sub>7</sub> Outputs, G <sub>0</sub> -G <sub>3</sub> and | $V_{CC} = 5.5V, V_{OL} = 0.4V$ | 0.4          |      | mA       |
| LSTTL, D <sub>0</sub> -D <sub>3</sub> Outputs (I <sub>OL</sub> )           | $V_{CC} = 4.5V, V_{OL} = 0.4V$ | 0.4          | Į.   | mA       |
| CKI (Single-pin RC Oscillator)   | $V_{CC} = 4.5V, V_{1H} = 3.5V$ | 1.5          |      | mA       |
| СКО  | $V_{CC} = 4.5V, V_{OL} = 0.4V$ | 0.2          |      | mA       |
| Output Source Current  |                                |              |      |          |
| Standard Configuration,  | $V_{CC} = 5.5V, V_{OH} = 2.0V$ | -55          | -600 | μΑ       |
| All Outputs (I <sub>OH</sub> )   | $V_{CC} = 4.5V, V_{OH} = 2.0V$ | -28          | -350 | μА       |
| Push-Pull Configuration  | $V_{CC} = 5.5V, V_{OH} = 2.0V$ | -1.1<br>-1.2 |      | mA<br>mA |
| SO and SK Outputs (I <sub>OH</sub> )                                       | $V_{CC} = 4.5V, V_{OH} = 1.0V$ |              |      |          |
| Input Load Source Current  | $V_{CC} = 5.0V, V_{IL} = 0V$   | -10          | -200 | μΑ       |
| Open Drain Output Leakage  |                                | -5           | +5   | μΑ       |
| Total Sink Current Allowed   |                                |              |      |          |
| All Outputs Combined   |                                |              | 100  | mA       |
| D Port   |                                |              | 100  | mA       |
| L <sub>7</sub> -L <sub>4</sub> , G Port                                    |                                |              | 4    | mA       |
| L <sub>3</sub> -L <sub>0</sub>   |                                |              | 4    | mA       |
| Any Other Pins   |                                |              | 1.5  | mA       |
| Total Source Current Allowed   |                                |              |      |          |
| All I/O Combined   |                                |              | 120  | mA       |
| L7-L4  |                                |              | 60   | mA       |
| L <sub>3</sub> -L <sub>0</sub>   |                                |              | 60   | mA.      |
| Each L Pin   |                                |              | 25   | mA.      |
| Any Other Pins   |                                |              | 1.5  | l mA     |

# **AC Electrical Characteristics**

COP414L: 0°C  $\leq$  TA  $\leq$  70°C, 4.5V  $\leq$  VCC  $\leq$  6.3V unless otherwise noted


COP314L:  $-40^{\circ}$ C  $\leq$  T<sub>A</sub>  $\leq$   $+85^{\circ}$ C, 4.5V  $\leq$  V<sub>CC</sub>  $\leq$  5.5V unless otherwise noted

| Parameter   | Conditions   | Min | Max  | Units |
|---|--|-----|------|-------|
| Instruction Cycle Time — t <sub>C</sub>                         |  | 16  | 40   | μS    |
| CKI   |  |     |      | •     |
| Input Frequency — f   | ÷8 Mode  | 0.2 | 0.5  | MHz   |
|   | ÷ 4 Mode   | 0.1 | 0.25 | MHz   |
| Duty Cycle  |  | 30  | 60   | %     |
| Rise Time   | f <sub>i</sub> = 0.5 MHz   | 1   | 500  | ns    |
| Fall Time   |  | -   | 200  | ns    |
| CKI Using RC (÷4)   | $R = 56 \text{ k}\Omega \pm 5\%$<br>$C = 100 \text{ pF} \pm 10\%$                  |     |      |       |
| Instruction Cycle Time (Note 1)                                 |  | 16  | 28   | μs    |
| CKO as SYNC Input   |  |     |      | ,     |
| tsync   |  | 400 | ļ    | ns    |
| Inputs  |  |     |      |       |
| G <sub>3</sub> -G <sub>0</sub> , L <sub>7</sub> -L <sub>0</sub> |  | i   |      |       |
| t <sub>SETUP</sub>  |  | 8.0 |      | μs    |
| <sup>t</sup> HOLD   |  | 1.3 |      | μs    |
| SI  |  |     |      |       |
| <sup>t</sup> SETUP  |  | 2.0 |      | μs    |
| thold   |  | 1.0 |      | μς    |
| Output Propagation Delay  | Test Condition:<br>$C_L = 50 \text{ pF}, R_L = 20 \text{ k}\Omega, V_{OUT} = 1.5V$ |     |      |       |
| SO, SK Outputs  |  |     | ĺ    |       |
| t <sub>pd1</sub> , t <sub>pd0</sub>                             |  |     | 4.0  | μs    |
| All Other Outputs   |  |     |      |       |
| t <sub>pd1</sub> , t <sub>pd0</sub>                             |  |     | 5.6  | μs    |

Note 1: Variation due to the device included.

# **Connection Diagram**

# **Dual-In-Line Package**



Order Number COP314L-XXX/D or COP414L-XXX/D See NS Hermetic Package D20A (Prototyping Package Only)

Order Number COP314L-XXX/WM or COP414L-XXX/WM See NS Surface Mount Package M20B

Order Number COP314L-XXX/N or COP414L-XXX/N See NS Molded Package N20A

FIGURE 2

# **Pin Descriptions**

| Pin       | Description  | Pin   | Description              |
|-----------|--|-------|--------------------------|
| L7-L0     | 8 bidirectional I/O ports with TRI-STATE           | CKI   | System oscillator input  |
| $G_3-G_0$ | 4 bidirectional I/O ports                          | СКО   | System oscillator output |
| SI        | Serial input (or counter input)                    | RESET | System reset input       |
| SO        | Serial output (or general purpose output)          | Vcc   | Power supply             |
| SK        | Logic-controlled clock (or general purpose output) | GND   | Ground                   |
|           |  |       |                          |

# **Timing Diagrams**




FIGURE 3. Input/Output Timing Diagrams (Ceramic Resonator Divide-by-8 Mode)




FIGURE 3a. Synchronization Timing

# **Functional Description**

A block diagram of the COP414L is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2V). When a bit is reset, it is a logic "0" (less than 0.8V).

All functional references to the COP414L also apply to the COP314L, and COP214L.

#### **PROGRAM MEMORY**

Program Memory consists of a 512-byte ROM. As can be seen by an examination of the COP414L instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 8 pages of 64 words each.

ROM addressing is accomplished by a 9-bit PC register. Its binary value selects one of the 512 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 9-bit binary count value. Two levels of subroutine nesting are implemented by the 9-bit subroutine save registers, SA and SB, providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

#### **DATA MEMORY**

Data memory consists of a 128-bit RAM, organized as 4 data registers of 8 4-bit digits. RAM addressing is implemented by a 6-bit B register whose upper 2 bits (Br) select 1 of 4 data registers and lower 3 bits of the 4-bit Bd select 1 of 8 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it

may also be loaded into the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the XAD 3,15 instruction.

The most significant bit of Bd is not used to select a RAM digit. Hence each physical digit of RAM may be selected by two different values of Bd as shown in *Figure 4* below. The skip condition for XIS and XDS instructions will be true if Bd changes between 0 and 15, but NOT between 7 and 8 (see Table III).




FIGURE 4. RAM Digit Address to Physical RAM Digit Mapping

# Functional Description (Continued)

#### **INTERNAL LOGIC**

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Bd portion of the B register, to load 4 bits of the 8-bit Q latch data. to input 4 bits of the 8-bit L I/O port data and to perform data exchanges with the SIO register.

A 4-bit adder performs the arithmetic and logic functions of the COP414L, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)

The G register contents are outputs to 4 general-purpose bidirectional I/O ports.

The Q register is an internal, latched, 8-bit register, used to hold data loaded from M and A, as well as 8-bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction.)

The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M.

The SIO register functions as a 4-bit serial-in serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.

The XAS instruction copies C into the SKL Latch. In the counter mode, SK is the output of SKL in the shift register mode, SK outputs SKL ANDed with internal instruction cycle clock.


The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN3-EN0).

1. The least significant bit of the enable register, EN0, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With ENo set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse ("1" to "0") occuring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN3. With EN0 reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.

- EN<sub>1</sub> is not used. It has no effect on COP414L operation.
- 3. With EN2 set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN2 disables the L drivers, placing the L I/O ports in a high-impedance input
- 4. EN3, in conjunction with EN0, affects the SO output. With ENo set (binary counter option selected) SO will output the value loaded into EN3. With EN0 reset (serial shift register option selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN3 with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "0". Table I provides a summary of the modes associated with EN3 and EN0.

#### INITIALIZATION

The Reset Logic will initialize (clear) the device upon powerup if the power supply rise time is less than 1 ms and greater than 1  $\mu$ s. If the power supply rise time is greater than 1 ms, the user must provide an external RC network and diode to the RESET pin as shown below (Figure 5). The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to VCC. Initialization will occur whenever a logic "0" is applied to the RESET input, provided it stays low for at least three instruction cycle times.



 $RC \ge 5 \times Power Supply Rise Time$ 

TL/DD/8814-6


FIGURE 5. Power-Up Clear Circuit

TABLE I. Enable Register Modes—Bits EN<sub>3</sub> and EN<sub>0</sub>

| EN <sub>3</sub> | EN <sub>0</sub> | SIO            | SI                      | so         | sk   |
|-----------------|-----------------|----------------|-------------------------|------------|--|
| 0 ′             | 0               | Shift Register | Input to Shift Register | 0          | If SKL = 1, SK = Clock   |
| 1               | 0               | Shift Register | Input to Shift Register | Serial Out | If SKL = 0, SK = 0<br>If SKL = 1, SK = Clock<br>If SKL = 0, SK = 0 |
| 0               | 1               | Binary Counter | Input to Binary Counter | o          | If SKL = 1, SK = 1   |
| 1               | 1               | Binary Counter | Input to Binary Counter | 1          | If SKL = 0, SK = 0 If SKL = 1, SK = 1 If SKL = 0, SK = 0           |

### Functional Description (Continued)

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.



Ceramic Resonator Oscillator

| Resonator | Components Values |               |         |         |
|-----------|-------------------|---------------|---------|---------|
| Value     | R1 (Ω)            | <b>R2 (Ω)</b> | C1 (pF) | C2 (pF) |
| 455 kHz   | 4.7k              | 1 <b>M</b>    | 220     | 220     |

#### **RC Controlled Oscillator**

| R (kΩ) | C (pF) | Instruction<br>Cycle Time<br>in μs |
|--------|--------|------------------------------------|
| 51     | 100    | 19 ±15%                            |
| 82     | 56     | 19 ± 13%                           |

Note:  $200 \text{ k}\Omega \geq R \geq 25 \text{ k}\Omega$ .  $360 \text{ pF} \geq C \geq 50 \text{ pF}$ . Does not include tolerances.

#### FIGURE 6. COP414L Oscillator

#### **OSCILLATOR**

There are four basic clock oscillator configurations available as shown by Figure 6.

- a. Resonator Controlled Oscillator. CKI and CKO are connected to an external ceramic resonator. The instruction cycle frequency equals the resonator frequency divided by 8.
- b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 4 to give the instruction frequency time. CKO is no connection.

c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is no connection.

#### CKO PIN OPTIONS

In a resonator controlled oscillator system, CKO is used as an output to the resonator network. CKO is no connection for External or RC controlled oscillator.

#### I/O OPTIONS


COP414L inputs and outputs have the following optional configurations, illustrated in Figure 7:

- a. Standard—an enhancement-mode device to ground in conjunction with a depletion-mode device to V<sub>CC</sub>, compatible with LSTTL and CMOS input requirements. Available on SO, SK and all D and G outputs.
- b. Open-Drain—an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK and all D and G outputs.
- c. Push-Pull—an enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to V<sub>CC</sub>. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
- d. Standard L—same as a., but may be disabled. Available on L outputs only.
- e. Open Drain L—same as b., but may be disabled. Available on L outputs only.
- An on-chip depletion load device to V<sub>CC</sub>.
- g. A Hi-Z input which must be driven to a "1" or "0" by external components.


The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1–6, respectively). Minimum and maximum current (I<sub>OUT</sub> and V<sub>OUT</sub>) curves are given in *Figure 8* for each of these devices to allow the designer to effectively use these I/O configurations in designing a COP414L system.


The SO, SK outputs can be configured as shown in **a., b.,** or **c.** The G outputs can be configured as shown in **a.** or **b.** Note that when inputting data to the G ports, the G outputs should be set to "1". The L outputs can be configured as in **d.**, or **e.** 


An important point to remember if using configuration **d.** with the L drivers is that even when the L drivers are disabled, the depletion load device will source a small amount of current. (See *Figure 8*, device 2.) However, when the L port is used as input, the disabled depletion device CAN-NOT be relied on to source sufficient current to pull an input to a logic "1".




# Typical Performance Curves (Continued)









TL/DD/8814-17

FIGURE 8b. COP314L Input/Output Characteristics

## **COP414L Instruction Set**

Table II is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table III provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP414L instruction set.

### **TABLE II. COP414L Instruction Set Table Symbols**

| Symbol  | Definition                                   | Symbo                                   | l Definition  |  |
|---------|--|---|---|--|
| INTERNA | AL ARCHITECTURE SYMBOLS                      | INSTRUCTION OPERAND SYMBOLS             |   |  |
| Α       | 4-bit Accumulator                            | ď                                       | 4-bit Operand Field, 0-15 binary (RAM Digit Select) |  |
| В       | 6-bit RAM Address Register                   | r                                       | 2-bit Operand Field, 0-3 binary (RAM Register       |  |
| Br      | Upper 2 bits of B (register address)         |   | Select)   |  |
| Bd      | Lower 4 bits of B (digit address)            | а                                       | 9-bit Operand Field, 0-511 binary (ROM Address)     |  |
| С       | 1-bit Carry Register                         | ٧                                       | 4-bit Operand Field, 0-15 binary (Immediate Data)   |  |
| D       | 4-bit Data Output Port                       | RAM(s)                                  | Contents of RAM location addressed by s             |  |
| EN      | 4-bit Enable Register                        |   | Contents of ROM location addressed by t             |  |
| G       | 4-bit Register to latch data for G I/O Port  | • | ,   |  |
| L       | 8-bit TRI-STATE I/O Port                     | ODEDA                                   | TIONAL SYMBOLS                                      |  |
| М       | 4-bit contents of RAM Memory pointed to by B | OPERA                                   | TIONAL STMBOLS                                      |  |
|         | Register                                     | +                                       | Plus  |  |
| PC      | 9-bit ROM Address Register (program counter) | -                                       | Minus   |  |
| Q       | 8-bit Register to latch data for L I/O Port  | $\rightarrow$                           | Replaces  |  |
| SA      | 9-bit Subroutine Save Register A             | $\longleftrightarrow$                   | Is exchanged with                                   |  |
| SB      | 9-bit Subroutine Save Register B             | 272                                     | Is equal to   |  |
| SIO     | 4-bit Shift Register and Counter             | Ā                                       | The one's complement of A                           |  |
| SK      | Logic-Controlled Clock Output                | •                                       | Exclusive-OR  |  |
|         |  | :                                       | Range of values                                     |  |

#### TABLE III. COP414L Instruction Set

| Mnemonic  | Operand   | Hex<br>Code | Machine<br>Language Code<br>(Binary) | Data Flow   | Skip Conditions | Description                               |
|-----------|-----------|-------------|--------------------------------------|---|-----------------|---|
| ARITHMETI | C INSTRUC | TIONS       |                                      |   |                 |   |
| ASC       |           | 30          | 0011 0000                            | $A + C + RAM(B) \rightarrow A$<br>Carry $\rightarrow C$ | Carry           | Add with Carry, Skip on<br>Carry          |
| ADD       |           | 31          | 0011 0001                            | A + RAM(B) → A  | None            | Add RAM to A                              |
| AISC      | у         | 5-          | 0101 y                               | $A + y \rightarrow A$                                   | Carry           | Add Immediate, Skip on Carry (y $\neq$ 0) |
| CLRA      |           | 00          | 0000 0000                            | 0 → A   | None            | Clear A                                   |
| COMP      |           | 40          | 0100 0000                            | $\overline{A} \rightarrow A$                            | None            | One's complement of A to A                |
| NOP       |           | 44          | 0100 0100                            | None  | None            | No Operation                              |
| RC        |           | 32          | 0011 0010                            | "0" → C   | None            | Reset C                                   |
| sc        |           | 22          | 0010 0010                            | "1" → C   | None            | Set C                                     |
| XOR       |           | 02          | 0000   0010                          | A ⊕ RAM(B) → A  | None            | Exclusive-OR RAM with A                   |

# **COP414L Instruction Set** (Continued)

## TABLE III. COP414L Instruction Set (Continued)

| Mnemonic | Operand          | Hex<br>Code          | Machine<br>Language Code<br>(Binary)                     | Data Flow   | Skip Conditions       | Description  |
|----------|------------------|----------------------|--|---|-----------------------|--|
| TRANSFER | OF CONTR         | OL INS               | TRUCTIONS  |   |                       | ***  |
| JID      |                  | FF                   | [1111   1111]  | ROM (PC <sub>8</sub> ,A,M)<br>PC <sub>7:0</sub>   | None                  | Jump Indirect (Note 2)                                       |
| JMP      | а                | 6-<br>               | 0110   000   a <sub>8</sub>   a <sub>7:0</sub>           | a → PC  | None                  | Jump   |
| JP       | а                |                      | 1 a <sub>6:0</sub> (pages 2, 3 only)                     | a → PC <sub>6:0</sub>   | None                  | Jump within Page (Note 3)                                    |
|          |                  |                      | 11 a <sub>5:0</sub> (all other pages)                    | a → PC <sub>5:0</sub>   |                       |  |
| JSRP     | а                |                      | 10 a <sub>5:0</sub>                                      | $PC + 1 \rightarrow SA \rightarrow SB$  | None                  | Jump to Subroutine Page<br>(Note 4)                          |
|          |                  |                      |  | $\begin{array}{c} 010 \longrightarrow PC_{8:6} \\ a \longrightarrow PC_{5:0} \end{array}$   |                       |  |
| JSR      | а                | 6-<br>               | 0110   100   a <sub>8</sub>   a <sub>7:0</sub>           | $\begin{array}{c} PC + 1 \longrightarrow SA \longrightarrow SB \\ a \longrightarrow PC \end{array}$   | None                  | Jump to Subroutine   |
| RET      |                  | 48                   | 0100 1000  | $SB \rightarrow SA \rightarrow PC$  | None                  | Return from Subroutine                                       |
| RETSK    |                  | 49                   | 0100   1001  | $SB \rightarrow SA \rightarrow PC$  | Always Skip on Return | Return from Subroutine then Skip                             |
| MEMORY R | EFERENCE         | INSTR                | UCTIONS  |   |                       |  |
| CAMQ     |                  | 33<br>3C             | 0011 0011 0011 1100                                      | $A \rightarrow Q_{7:4}$<br>RAM(B) $\rightarrow Q_{3:0}$   | None                  | Copy A, RAM to Q   |
| LD       | r                | -5                   | 00   r   0101  | $\begin{array}{c} RAM(B)  \longrightarrow  A \\ Br \oplus r  \longrightarrow  Br \end{array}$   | None                  | Load RAM into A,<br>Exclusive-OR Br with r                   |
| LQID     |                  | BF                   | [1011]1111]  | $\begin{array}{c} ROM(PC_8,A,M) \to Q \\ SA \to SB \end{array}$   | None                  | Load Q Indirect (Note 2)                                     |
| RMB      | 0<br>1<br>2<br>3 | 4C<br>45<br>42<br>43 | 0100   1100   0100   0100   0010   0011                  | $\begin{array}{c} 0 \longrightarrow RAM(B)_0 \\ 0 \longrightarrow RAM(B)_1 \\ 0 \longrightarrow RAM(B)_2 \\ 0 \longrightarrow RAM(B)_3 \end{array}$     | None                  | Reset RAM Bit  |
| SMB      | 0<br>1<br>2<br>3 | 4D<br>47<br>46<br>4B | 0100   1101<br>0100   0111<br>0100   0110<br>0100   1011 | $ \begin{array}{ccc} 1 & \rightarrow & RAM(B)_0 \\ 1 & \rightarrow & RAM(B)_1 \\ 1 & \rightarrow & RAM(B)_2 \\ 1 & \rightarrow & RAM(B)_3 \end{array} $ | None                  | Set RAM Bit  |
| STII     | у                | 7-                   | 0111 y   | $y \rightarrow RAM(B)$<br>Bd + 1 $\rightarrow$ Bd   | None                  | Store Memory Immediat<br>and Increment Bd                    |
| x        | r                | -6                   | 00 r 0110  | $\begin{array}{c} RAM(B) \longleftrightarrow A \\ Br \oplus r \longrightarrow Br \end{array}$   | None                  | Exchange RAM with A, Exclusive-OR Br with r                  |
| XAD      | 3, 15            | 23<br>BF             | 0010 0011  | RAM(3,15) ←→ A  | None                  | Exchange A with RAM (3,15)                                   |
| XDS      | r                | 7                    | 00   r   0111  | $\begin{array}{c} RAM(B) \longleftrightarrow A \\ Bd - 1 \longrightarrow Bd \\ Br \oplus r \longrightarrow Br \end{array}$                              | Bd decrements past 0  | Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r |
| XIS      | r                | -4                   | 00   r   0100  | $\begin{array}{c} RAM(B) \longleftrightarrow A \\ Bd + 1 \longrightarrow Bd \\ Br \oplus r \longrightarrow Br \end{array}$                              | Bd increments past 15 | Exchange RAM with A and Increment Bd Exclusive-OR Br with r  |

## COP414L Instruction Set (Continued)

TABLE III. COP414L Instruction Set (Continued)

| Mnemonic                        | Operand | Hex<br>Code | Machine<br>Language Code<br>(Binary) | Data Flow                              | Skip Conditions      | Description                        |  |
|---------------------------------|---------|-------------|--------------------------------------|--|----------------------|------------------------------------|--|
| REGISTER REFERENCE INSTRUCTIONS |         |             |                                      |  |                      |                                    |  |
| CAB                             |         | 50          | 0101   0000                          | A → Bd                                 | None                 | Copy A to Bd                       |  |
| CBA                             |         | 4E          | 0100 1110                            | Bd → A                                 | None                 | Copy Bd to A                       |  |
| LBI                             | r,d     |             | $\frac{ 00  r   (d-1) }{(d=0,9:15)}$ | $r,d \rightarrow B$                    | Skip until not a LBI | Load B Immediate with r,d (Note 5) |  |
| LEI                             | у       | 33<br>6-    | [0011]0011]<br>[0010] y              | y → EN                                 | None                 | Load EN Immediate<br>(Note 6)      |  |
| TEST INSTRUCTIONS               |         |             |                                      |  |                      |                                    |  |
| SKC                             |         | 20          | 0010   0000                          | 1 10-10-10-2                           | C = "1"              | Skip if C is True                  |  |
| SKE                             |         | 21          | 0010 0001                            |  | A = RAM(B)           | Skip if A Equals RAM               |  |
| SKGZ                            |         | 33          | 0011 0011                            |  | $G_{3:0} = 0$        | Skip if G is Zero                  |  |
|                                 |         | 21          | 0010 0001                            |  | 43.0                 | (all 4 bits)                       |  |
| SKGBZ                           |         | 33          | 0011 0011                            | 1st byte                               |                      | Skip if G Bit is Zero              |  |
|                                 | 0       | 01          | 0000 0001                            | )                                      | $G_0 = 0$            | •                                  |  |
|                                 | 1       | 11          | 0001 0001                            | l and buda                             | $G_1 = 0$            |                                    |  |
|                                 | 2       | 03          | 0000 0011                            | 2nd byte                               | $G_2 = 0$            |                                    |  |
|                                 | 3       | 13          | 0001   0011                          | J                                      | $G_3 = 0$            |                                    |  |
| SKMBZ                           | 0       | 01          | 0000 0001                            |  | $RAM(B)_0 = 0$       | Skip if RAM Bit is Zero            |  |
|                                 | 1       | 11          | 0001   0001                          |  | $RAM(B)_1 = 0$       |                                    |  |
|                                 | 2       | 03          | 0000 0011                            |  | $RAM(B)_2 = 0$       |                                    |  |
|                                 | 3       | 13          | [0001   0011 ]                       |  | $RAM(B)_3 = 0$       |                                    |  |
| INPUT/OUTPUT INSTRUCTIONS       |         |             |                                      |  |                      |                                    |  |
| ING                             |         | 33<br>2A    | 0011 0011<br>0010 1010               | $G \rightarrow A$                      | None                 | Input G Ports to A                 |  |
| INL                             |         | 33          | 0011 0011                            | $L_{7:4} \rightarrow RAM(B)$           | None                 | Input L Ports to RAM, A            |  |
|                                 |         | 2E          | 0010 1110                            | L <sub>3:0</sub> → A                   |                      | ·                                  |  |
| OBD                             |         | 33          | 0011 0011                            | Bd → D                                 | None                 | Output Bd to D Outputs             |  |
|                                 |         | 3E          | 0011   1110                          |  |                      |                                    |  |
| OMG                             |         | 33          | 0011 0011                            | RAM(B) → G                             | None                 | Output RAM to G Ports              |  |
|                                 |         | 3A          | 0011 1010                            |  |                      | •                                  |  |
| XAS                             |         | 4F          | 0100   1111                          | $A \longleftrightarrow SIO, C \to SKL$ | None                 | Exchange A with SIO (Note 2)       |  |

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 significes the least significant bit (low-order, right-most bit). For example, A<sub>3</sub> indicates the most significant (left-most) bit of the 4-bit A register.

Note 2: For additional information on the operation of the XAS, JID, and LQID instructions, see below.

Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 4: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 5: The machine code for the lower 4 bits of the LBI instruction equals the binary value of the "d" data minus 1, e.g., to load the lower four bits of B (Bd) with the value 9 (1001<sub>2</sub>), the lower 4 bits of the LBI instruction equal 8 (1000<sub>2</sub>). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111<sub>2</sub>).

Note 6: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

### **Option List**

The COP414L mask-programmable options are assigned numbers which correspond with the COP414L pins.

The following is a list of COP414L options. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.

Option 1: L<sub>4</sub> Driver

= 0: Standard output

= 1: Open-drain output

Option 2: V<sub>CC</sub> Pin

= 0: Standard V<sub>CC</sub>

Option 3: L<sub>3</sub> Driver

same as Option 1

Option 4: L<sub>2</sub> Driver

same as Option 1

Option 5: L<sub>1</sub> Driver

same as Option 1

Option 6: L<sub>0</sub> Driver same as Option 1

Option 7: SI Input

= 0: load device to V<sub>CC</sub>

= 1: Hi-Z Output

Option 8: SO Driver

= 0: Standard output

= 1: Open-drain output

= 2: Push-pull output

Option 9: SK Driver same as Option 8

Option 10:

= 0: Ground Pin-no options available

Option 11: G<sub>0</sub> I/O Port

= 0: Standard output

= 1: Open-drain output

Option 12: G<sub>1</sub> I/O Port

same as Option 11

Option 13: G<sub>2</sub> I/O Port

same as Option 11 Option 14: G<sub>3</sub> I/O Port

same as Option 11

Option 15: CKO Output

= 0: Clock output to ceramic resonator/crystal

= 1: No connection

Option 16: CKI Input

= 0: Ocillator input divided by 8 (500 kHz max)

= 1: Single pin RC controlled oscillator divided by 4

= 2: External Schmitt trigger level clock divided by 4

Option 17: RESET Input

= 0: Load device to V<sub>CC</sub>

= 1: Hi-Z Input

Option 18: L<sub>7</sub> Driver same as Option 1

Option 19: L<sub>6</sub> Driver same as Option 1

Option 20: L<sub>5</sub> Driver same as Option 1

Option 21: L Input Levels

= 0: Standard TTL input levels ("0" = 0.8V, "1" = 2.0V)

= 1: Higher voltage input levels ("0" = 1.2V, "1" = 3.6V)

Option 22: G Input Levels

same as Option 21

Option 23: SI Input Levels same as Option 21

#### **TEST MODE (NON-STANDARD OPERATION)**

The SO output has been configured to provide for standard test procedures for the custom-programmed COP414L. With SO forced to logic "1", two test modes are provided, depending upon the value of SI:

a. RAM and Internal Logic Test Mode (SI = 1)

b. ROM Test Mode (SI = 0)

OPTION 1 VALUE =

These special test modes should not be employed by the user; they are intended for manufacturing tests only.

### **COP414L Option List**

Please fill out the Option List and send it with the EPROM.

#### Option Data

IS: La DRIVER

| Or HON | 1 VALUE     | _ 10. L4 DITIVEN              |
|--------|-------------|-------------------------------|
| OPTION | 2 VALUE =   | _ IS: V <sub>CC</sub> PIN     |
| OPTION | 3 VALUE =   | _ IS: L <sub>3</sub> DRIVER   |
| OPTION | 4 VALUE =   | _ IS: L <sub>2</sub> DRIVER   |
| OPTION | 5 VALUE =   | _ IS: L <sub>1</sub> DRIVER   |
| OPTION | 6 VALUE =   | _ IS: L <sub>6</sub> DRIVER   |
| OPTION | 7 VALUE =   | _ IS: SI INPUT                |
| OPTION | 8 VALUE =   | _ IS: SO DRIVER               |
| OPTION | 9 VALUE =   | _ IS: SK DRIVER               |
| OPTION | 10 VALUE =0 | _ IS: GROUND PIN              |
| OPTION | 11 VALUE =0 | _ IS: G <sub>0</sub> I/O PORT |
| OPTION | 12 VALUE =  | _ IS: G <sub>1</sub> I/O PORT |
| OPTION | 13 VALUE =  | _ IS: G <sub>2</sub> I/O PORT |
| OPTION | 14 VALUE =  | _ IS: G <sub>3</sub> I/O PORT |
| OPTION | 15 VALUE =  | _ IS: CKO OUTPUT              |
| OPTION | 16 VALUE =  | _ IS: CKI INPUT               |
| OPTION | 17 VALUE =  | _ IS: RESET INPUT             |
| OPTION | 18 VALUE =  | _ IS: L <sub>7</sub> DRIVER   |
| OPTION | 19 VALUE =  | _ IS: L <sub>6</sub> DRIVER   |
|        | 20 VALUE =  | •                             |
| OPTION | 21 VALUE =  | IS: L INPUT LEVELS            |
| OPTION | 22 VALUE =  | _ IS: G INPUT LEVEL:          |

OPTION 23 VALUE = \_\_\_\_\_ IS: SI INPUT LEVELS