



Vectron's VM-702 Crystal Oscillator is a silicon based MEMS stabilized, differential output oscillator, operating off a 2.5 or 3.3 volt supply in a hermetically sealed 5x7 plastic package.


#### **Features**

- High Shock MEMS based Oscillator
- 10.00-460.0000MHz Output Frequencies
- Low Power
- Differential Output
- Enable/Disable
- 2.25V to 3.6V Operation
- -20/70°C or -40/85°C Operation
- Product is compliant to RoHS directive
   and fully compatible with lead free assembly

## **Applications**

- PCI Express
- Ethernet, GbE, Synchronous Ethernet
- Fiber Channel
- Enterprise Servers
- Telecom
- Clock source for A/D's, D/A's
- Driving FPGA's
- Test and Measurement
- PON
- Medical
- COTS


# **Block Diagram**



# **Performance Specifications**

Table 1. Electrical Performance, HCSL Output										
Parameter	Symbol Min Typio			Maximum	Units					
Supply										
Voltage <sup>1</sup>	$V_{_{DD}}$	2.25		3.60	V					
Current (No Load)	l <sub>DD</sub>			42	mA					
	Frequency									
Nominal Frequency	f <sub>N</sub>	10		460	MHz					
Stability <sup>2</sup> (Ordering Options)			±10, ±25, ±50		ppm					
		Outputs								
Output Logic Levels Output Logic High Output Logic Low	$oldsymbol{V}_{OH} \ oldsymbol{V}_{OL}$	0.725		0.1	V V					
Output Rise and Fall Time <sup>3</sup> Rise Time Fall Time	t <sub>R</sub> t <sub>F</sub>			400 400	ps ps					
Load		50	) ohms to grour	nd						
Duty Cycle⁴		48		52	%					
Jitter (200 kHz - 20 MHz ) 156.250MHz <sup>5</sup> 12kHz-20MHz	фЈ		280 1.7		fs ps					
Period Jitter <sup>6</sup> RMS P/P	фЛ		3.9 28		ps ps					
	Ena	ble/Disable								
Output Enabled <sup>7</sup> Output Disabled	V <sub>IH</sub> V <sub>IL</sub>	0.75*V <sub>DD</sub>		0.25*V <sub>DD</sub>	V V					
Disable Time	t <sub>D</sub>			5	ns					
Enable/Disable Leakage Current	l <sub>E/D</sub>			±200	uA					
Start-Up Time	t <sub>su</sub>			5	ms					
Operating Temp. (Ordering Option)	$T_{OP}$	-	·10/70 or -40/85		°C					
Package Size			5.0 x 7.0 x 0.9		mm					


- 1. The VM-702 power supply pin should be filtered, e.g., a 0.1 and 0.01uf capacitor.
- 2. Includes calibration tolerance, operating temperature, supply voltage variations, aging and IR reflow.
- 3. Figure 1 defines the test circuit and Figure 2 defines these parameters.
- 4. Duty Cycle is defined as the On Time/Period.
- 5. Measured using an Agilent E5052.
- 6. Measured using a Wavecrest SIA3300C, 90K samples.
- 7. Outputs will be Enabled if the Enable/Disable pad is left open.



# **Performance Specifications**

Table 2. Electrical Performance, LVPECL Option										
Parameter	Symbol	Min	Typical	Maximum	Units					
Supply										
Voltage <sup>1</sup>	V <sub>DD</sub>	2.25		3.60	V					
Current (No Load)	I <sub>DD</sub>			32	mA					
		Frequency								
Nominal Frequency	f <sub>N</sub>	10		460	MHz					
Stability <sup>3</sup> (Ordering Option)			±10, ±25, ±50							
		Outputs								
Output Logic Levels <sup>4</sup> Output Logic High Output Logic Low	V <sub>OH</sub> V <sub>OL</sub>	V <sub>DD</sub> -1.08		V <sub>DD</sub> -1.555	V					
Output Rise and Fall Time <sup>3</sup>	t <sub>R</sub> /t <sub>F</sub>				ps					
Load		50	ohms into V <sub>DD</sub> -1	.3V						
Duty Cycle⁴		48		52	%					
Jitter, 156.250MHz <sup>5</sup> 200kHz-20MHz 12kHz -20MHz	ф1		280 1.7		fs ps					
Period Jitter <sup>6</sup> RMS P/P	фЛ		3.9 28		ps ps					
	Ena	ble/Disable								
Output Enabled <sup>7</sup> Output Disabled	V <sub>IH</sub> V <sub>IL</sub>	0.75*V <sub>DD</sub>		0.25*V <sub>DD</sub>	V V					
Disable Time	t <sub>D</sub>			5	ns					
Enable/Disable Leakage Current				±200	uA					
Start-Up Time	t <sub>su</sub>			5	ms					
Operating Temp. (Ordering Option)	T <sub>OP</sub>	-10/70 or -40/85 °C								
Package Size		5.0 x 7.0 x 0.9 mm								


- 1. The VM-702 power supply pin should be filtered, eg, a 0.1 and 0.01uf capacitor.
- 2. Includes calibration tolerance, operating temperature, supply voltage variations, aging and IR reflow.
- 3. Figure 3 defines the test circuit and Figure 4 defines these parameters.
- 4. Duty Cycle is defined as the On/Time Period.
- 5. Measured using an Agilent E5052.
- 6. Measured using a Wavecrest SIA3300C, 90K samples.
- 7. Outputs will be Enabled if Enable/Disable is left open.



## **Performance Specifications**

Table 3. Electrical Performance, LVDS Option										
Parameter	Symbol	Min	Typical	Maximum	Units					
Supply										
Voltage <sup>1</sup>	V <sub>DD</sub>	2.25		3.60	V V					
Current (No Load)	I <sub>DD</sub>			60	mA					
Frequency										
Nominal Frequency	f <sub>N</sub>	f <sub>N</sub> 10 460								
Stability <sup>2</sup> (Ordering Option)			±10, ±25, ±50		ppm					
		Outputs								
Output Logic Levels <sup>3</sup> Output Logic High Output Logic Low	V <sub>ОН</sub> V <sub>OL</sub>	0.9	1.43 1.10	1.6	V V					
Differential Output Amplitude		250	350	450	mV					
Differential Output Error				50	mV					
Offset Voltage		1.125	1.25	1.4	V					
Offset Voltage Error				50	mV					
Output Leakage Current				10	uA					
Output Rise and Fall Time <sup>3</sup>	t <sub>R</sub> /t <sub>F</sub>			400	ps					
Load		100	0 ohms differen	tial						
Duty Cycle⁴		48	50	52	%					
Jitter, 156.250MHz <sup>5</sup> 200kHz -2 0MHz 12kHz - 20MHz	2 OMHz		280 1.7		fs ps					
Period Jitter <sup>6</sup> RMS P/P	фЈ		3.9 28		ps ps					
	Enak	ole/Disable								
Output Enabled <sup>7</sup> Output Disabled	V <sub>IH</sub> V <sub>IL</sub>	0.75*V <sub>DD</sub>		0.25*V <sub>DD</sub>	V V					
Disable Time	t <sub>D</sub>			5	ns					
Enable/Disable Leakage Current	I <sub>E/D</sub>			±200	uA					
Start-Up Time	t <sub>su</sub>			5	ms					
Operating Temp. (Ordering Option)	T <sub>OP</sub>		°C							
Package Size			mm							

- 1. The VM-702 power supply pin should be filtered, eg, a 0.1 and 0.01uf capacitor.
- 2. Includes calibration tolerance, operating temperature, supply voltage variations, aging and IR reflow.
- 3. Figure 5 defines these parameters and Figure 4 defines the test circuit.
- 4. Duty Cycle is defined as the On/Time Period.
- 5. Measured using an Agilent E5052.
- 6. Measured using a Wavecrest SIA3300C, 90K samples.
- 7. Outputs will be Enabled if Enable/Disable is left open.



### **Package and Pinout**

Table 4. Pinout									
Pin #	Symbol	Function							
1	E/D or NC	Enable/Disable							
2	NC	No Connection							
3	GND	Electrical and Lid Ground							
4	$f_{o}$	Output Frequency							
5	Cf <sub>o</sub>	Complementary Output Frequency							
6	V <sub>DD</sub>	Supply Voltage							

Contact Pads are Gold flash (0.003 um min ) over Palladium (0.01-0.15um) over Nickel (0.508-2.032um)





Figure 6. Package Outline Drawing

Figure 7. Pad Layout


# **HCSL Application Diagrams**




The VM-702 incorporates a standard High Speed Current Logic, HCSL, output scheme which is a 15mA current source switched between Out and Complementary Out. Being un-terminated drains, as shown in Figure 8, they require external 50 ohm resistors to ground as shown in Figure 9. HCSL is a high impedance output with quick switching times, in can be advantageous to use a 10 to 30 ohm series resistor as shown in Figure 10, to help reduce overshoot/ringing.

One of the most important considerations is terminating the Output and Complementary Outputs equally. An unused output should not be left un-terminated, and if it one of the two outputs is left open it will result in excessive jitter on both. PC board layout must take this and 50 ohm impedance matching into account. Load matching and power supply noise are the main contributors to jitter related problems.

## **LVPECL Application Diagrams**



**Figure 11. Single Resistor Termination Scheme**Resistor values are typically 140 ohms for 3.3V operation and 82.5ohms for 2.5V operation.



**Figure 12. Pull-Up Pull Down Termination**Resistor values are typically for 3.3V operation
For 2.5V operation, the resistor to ground is 62 ohms and the resistor to supply is 250 ohms

The VM-702 incorporates a standard LVPECL output scheme, which are un-terminated emitters as shown in Figure 8. There are numerous application notes on terminating and interfacing LVPECL logic and the two most common methods are a single resistor to ground, Figure 9, and a pull-up/pull-down scheme as shown in Figure 10. An AC coupling capacitor is optional, depending on the application and the input logic requirements of the next stage.

### **LVDS Application Diagrams**




Figure 13. LVDS to LVDS Connection, Internal 100ohm

Some LVDS structures have an internal 100 ohm resistor on the input and do not need additional components.




Figure 14. LVDS to LVDS Connection External 100ohm and AC blocking caps

Some input structures may not have an internal 100 ohm resistor on the input and will need an external 100ohm resistor for impedance matching. Also, the input may have an internal DC bias which may not be compatible with LVDS levels, AC blocking capacitors can be used.

One of the most important considerations is terminating the Output and Complementary Outputs equally. An unused output should not be left un-terminated, and if one of the two outputs is left open it will result in excessive jitter on both. PC board layout must take this and 50 ohm impedance matching into account. Load matching and power supply noise are the main contributors to jitter related problems.

## **Environmental and IR Compliance**

Table 5. Environmental Compliance	
Parameter	Condition
Mechanical Shock	MIL-STD-883 Method 2002
Mechanical Vibration	MIL-STD-883 Method 2007
Temperature Cycle	MIL-STD-883 Method 1010
Solderability	MIL-STD-883 Method 2003
Fine and Gross Leak	MIL-STD-883 Method 1014
Resistance to Solvents	MIL-STD-202 Method 215
Moisture Sensitivity Level	MSL1


### **IR Compliance**

#### **Suggested IR Profile**

Devices are built using lead free epoxy and can be subjected to standard lead free IR reflow conditions shown in Table 6. Contact pads are gold over nickel and lower maximum temperatures can also be used, such as 220C.

Table 6. Reflow Profile		
Parameter	Symbol	Value
PreHeat Time	ts	200 sec Max
Ramp Up	$R_{UP}$	3°C/sec Max
Time above 217°C	tL	150 sec Max
Time to Peak Temperature	tAMB-P	480 sec Max
Time at 260°C	tP	30 sec Max
Time at 240°C	tP2	60 sec Max
Ramp down	$R_{_{DN}}$	6°C/sec Max

#### Solderprofile:



### **Maximum Ratings, Tape & Reel**


#### **Absolute Maximum Ratings and Handling Precautions**

Stresses in excess of the absolute maximum ratings can permanently damage the device. Functional operation is not implied or any other excess of conditions represented in the operational sections of this data sheet. Exposure to absolute maximum ratings for extended periods may adversely affect device reliability.


Although ESD protection circuitry has been designed into the VM-702, proper precautions should be taken when handling and mounting, VI employs a Human Body Model and Charged Device Model for ESD susceptibility testing and design evaluation. ESD thresholds are dependent on the circuit parameters used to define the model. Although no industry standard has been adopted for the CDM a standard resistance of 1.5kOhms and capacitance of 100pF is widely used and therefor can be used for comparison purposes.

Table 7. Maximum Ratings		
Parameter		Unit
Storage Temperature	-55 to 125	°C
Junction Temperature	150	С
Supply Voltage	-0.5 to 5.0	V
Enable Disable Voltage	-0.5 to V <sub>DD</sub> +0.5	V
ESD, Human Body Model	1500	V
ESD, Charged Device Model	1500	V

Table 8.	Table 8. Tape and Reel Information											
	Tape D	imension	s (mm)		Reel Dimensions (mm)							
W	F	Do	Ро	P1	А	В	С	D	N	W1	W2	#/Reel
16	7.5	1.5	4	8	180	2	13	21	60	16	22.4	1000



## **Ordering Information**



Example: VM-702-ECE-KAAN-156M250

# For Additional Information, Please Contact

#### USA:

Vectron International 267 Lowell Road Hudson, NH 03051 Tel: 1.888.328.7661

Fax: 1.888.329.8328

#### Europe:

Vectron International Landstrasse, D-74924 Neckarbischofsheim, Germany Tel: +49 (0) 3328.4784.17 Fax: +49 (0) 3328.4784.30

#### Asia:

VI Shanghai 1589 Century Avenue, the 19th Floor Chamtime International Financial Center Shanghai, China Tel: 86.21.6081.2888 Fax: 86.21.6163.3598

#### Disclaimer

Vectron International reserves the right to make changes to the product(s) and or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.