

3. ELECTRICAL SPECIFICATIONS

3.1 FOR μ PD70325-8, 70325-10

Absolute Maximum Ratings ($T_a = 25^\circ\text{C}$)

Parameter	Symbol	Test conditions	Rating	Unit
Supply voltage	V_{DD}		-0.5 to +7.0	V
	V_{TH}		-0.5 to $V_{DD}+0.5$	V
Input voltage	V_I		-0.5 to $V_{DD}+0.5$	V
Output voltage	V_O		-0.5 to $V_{DD}+0.5$	V
Low level output current	I_{OL}	Per pin	4.0	mA
		Total, all output	50	mA
High level output current	I_{OH}	Per pin	-2.0	mA
		Total, all output	-20	mA
Operating temperature	T_{opt}		-10 to +70	$^\circ\text{C}$
Storage temperature	T_{stg}		-65 to +150	$^\circ\text{C}$

Caution 1: Do not directly connect output (or input/output) pins of IC products to each other or to V_{DD} or V_{CC} or GND. However, open drain pins and open collector pins can be connected to each other.

Direct connection can be made at an external circuit where timing design is made to avoid output collision with pins which become high impedance.




Caution 2: If one of the parameters exceeds the absolute maximum ratings even instantaneously, the product quality may be damaged. This means that the absolute maximum ratings are rated values which may physically damage the products. Preferably, use the products at values less than the absolute maximum ratings.

The specifications and test conditions listed under the DC and AC characteristics are the range in which the normal operation and quality of the product are guaranteed.

Oscillator characteristics

uPD70325-8 ($T_a = -10$ to $+70^{\circ}\text{C}$, $V_{DD} = +5.0\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$,
 $0\text{V} \leq V_{TH} \leq V_{DD} + 0.1\text{V}$)

uPD70325-10 ($T_a = -10$ to $+70^{\circ}\text{C}$, $V_{DD} = +5.0\text{V} \pm 5\%$, $V_{SS} = 0\text{V}$,
 $0\text{V} \leq V_{TH} \leq V_{DD} + 0.1\text{V}$)

Oscillator	Recommended circuit	Parameter	uPD70325-8 uPD70325-10				Unit
			MIN.	MAX.	MIN.	MAX.	
Ceramic oscillator or crystal resonator		Oscillation frequency (f_{XX})	4	16	4	20	MHz
External clock	①  HCMOS inverter	X1 input frequency (f_X)	4	16	4	20	MHz
		X1 input rising, falling time (t_{XR} , t_{XF})	0	20	0	15	ns
	Or ②  HCMOS inverter	X1 input high, low level width (t_{WXH} , t_{WXL})	20		16		ns

Remarks 1: Place the oscillation circuit as near the X1 and X2 pins as possible.

2: Do not pass other signal lines through the shaded area.

Recommended oscillation circuit constant

- (1) The following are recommended for ceramic resonators and external capacitance.

Manufacturer	Product Name	Recommended Constant	
		C1 [pF]	C2 [pF]
Murata Mfg.	CSA16.00MX040	30	30
	CSA20.00MX040	10	10
TDK	FCR16.0M2G	30	30

- (2) The following are recommended for crystal resonators and external capacitance.

Manufacturer	Product Name	Recommended Constant	
		C1[pF]	C2[pF]
Kinseki	HC-49/U (KR-100)	22	22
	HC-49/U (KR-160)	22	22
	HC-49/U (KR-200)	22	22

Remarks: For such as characteristics of each oscillator, confirm to the each maker.

Capacitance ($T_a = 25^{\circ}\text{C}$, $V_{DD} = 0\text{ V}$)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C_I	$f_C=1\text{ MHz}$ Pins other than the measured pin: 0V			10	pF
Output capacitance	C_O				20	pF
Input/output capacitance	C_{IO}				20	pF

DC characteristics

uPD70325-8 (Ta=-10 to +70°C, V_{DD}=+5.0V±10%)

uPD70325-10 (Ta=-10 to +70°C, V_{DD}=+5.0V±5%)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit	
Input voltage low	V _{IL}		0		0.8	V	
Input voltage high	V _{IH1}	Other than $\overline{\text{RESET}}$, P10/NMI, X1, X2	2.2		V _{DD}	V	
	V _{IH2}	$\overline{\text{RESET}}$, P10/NMI, X1, X2	0.8 V _{DD}		V _{DD}	V	
Output voltage low	V _{OL}	I _{OL} =1.6 mA			0.45	V	
Output voltage high	V _{OH}	I _{OH} =-0.4 mA	V _{DD} -1.0			V	
Input current	I _I	$\overline{\text{EA}}$, P10/NMI; 0 ≤ V _I ≤ V _{DD}			±20	uA	
Input leakage current	I _{LI}	Other than $\overline{\text{EA}}$ and P10/NMI; 0 ≤ V _I ≤ V _{DD}			±10	uA	
Output leakage current	I _{LO}	0 ≤ V _O ≤ V _{DD}			±10	uA	
V _{TH} current	I _{TH}	0 V ≤ V _{TH} ≤ V _{DD}		0.5	1.0	mA	
V _{DD} supply	I _{DD1}	Operating model	uPD70325-8		65	120	mA
			uPD70325-10		95	130	mA
	I _{DD2}	HALT mode	uPD70325-8		25	50	mA
			uPD70325-10		30	55	mA
	I _{DD3}	STOP mode			10	30	uA

AC characteristics

(1) uPD70325-8 ($T_a = -10$ to $+70^\circ\text{C}$, $V_{DD} = +5.0\text{V} \pm 10\%$)

Parameter	Symbol	Test conditions	MIN.	MAX.	Unit
X1 input cycle time	t_{CYX}		62	250	ns
X1 input high/low level width	t_{WXH} t_{WXL}		20		ns
X1 input rising/falling time	t_{XR} t_{XF}			20	ns
CLKOUT output cycle time	t_{CYK}	$f_X/2$, $T - t_{CYK}$	125	2000	ns
CLKOUT output high/low level width	t_{WKH} t_{WKL}		0.5T-15		ns
CLKOUT output rising/falling time	t_{KR} t_{KF}			15	ns
Input rising/falling time	t_{IR} t_{IF}	Other than RESET, NMI, X1 and X2		20	ns
	t_{IRS} t_{IFS}	RESET, NMI		30	ns
Output rising/falling time	t_{OR} t_{OF}	Other than CLKOUT		20	ns
Address delay time from CLKOUT	t_{DKA}		15	90	ns
Data input delay time from address	t_{DADR}			$(n+1.5)T-70$	ns
Data delay time from MREQ↓	t_{DMRD}			$(n+1)T-60$	ns
Data delay time from MSTB↓	t_{DMSD}			$(n+0.5)T-60$	ns
MSTB↓ delay time from MREQ↓	t_{DMRMS}		0.5T-35	0.5T+35	ns
MREQ low level width	t_{WMRL}		$(n+1)T-30$	$(n+1)T+30$	ns
Address hold time (from MREQ↓)	t_{HMA}		0.5T-30		ns

(to be continued)

(cont'd)

Parameter	Symbol	Test conditions	MIN.	MAX.	Unit
Data input hold time (from $\overline{\text{MREQ}}\downarrow$)	t_{HMDR}		0		ns
Control signal recovery time	t_{RVC}		T-25		ns
Data output delay time from address	t_{DADW}		0.5T-35	0.5T+50	ns
Address setup time (to $\overline{\text{MREQ}}\downarrow$)	t_{DAMR}		0.5T-30		ns
Address setup time (to $\overline{\text{MSTB}}\downarrow$)	t_{DAMS}		T-30		ns
$\overline{\text{MSTB}}$ low level width	t_{WMSL}		(n+0.5)T-30	(n+0.5)T+30	ns
Data output setup time (to $\overline{\text{MSTB}}\downarrow$)	t_{SDM}		(n+1)T-50		ns
Data output hold time (to $\overline{\text{MSTB}}\downarrow$)	t_{HMDW}		0.5T-30		ns
$\overline{\text{IOSTB}}$ Address setup time (to $\overline{\text{IOSTB}}\downarrow$)	t_{DAIS}		0.5T-30		ns
Data delay time from $\overline{\text{IOSTB}}\downarrow$	t_{DISD}			(n+1)T-60	ns
$\overline{\text{IOSTB}}$ low level width	t_{WISL}		(n+1)T-30		ns
Address hold time (from $\overline{\text{IOSTB}}\downarrow$)	t_{HISA}		0.5T-30		ns
Data input hold time (from $\overline{\text{IOREQ}}\downarrow$)	t_{HISDR}		0		ns
Data output setup time (to $\overline{\text{IOSTB}}\downarrow$)	t_{SDIS}		(n+1)T-50		ns
Data output hold time (from $\overline{\text{IOSTB}}\downarrow$)	t_{HISDW}		0.5T-30		ns
$\overline{\text{DMARQ}}$ setup time (to $\overline{\text{MREQ}}\downarrow$)	t_{SDADQ}	Demand release mode, n $\geq$ 2		(n-1)T-50	ns
$\overline{\text{DMARQ}}$ hold time (from $\overline{\text{DMAAK}}\downarrow$)	t_{HDADQ}	Demand release mode	0		ns
$\overline{\text{DMAAK}}$ output low level width	t_{WDMRL}	Read operation	(n+1.5)T-30		ns
$\overline{\text{TC}}$ delay time from $\overline{\text{DMAAK}}\downarrow$	t_{DDATC}			0.5T+50	ns
$\overline{\text{TC}}$ low level width	t_{WTCL}		(n+2)T-30		ns
$\overline{\text{DMAAK}}$ output low level width	t_{WDMWL}	Write operation	(n+1)T-30		ns

(to be continued)

(cont'd)

Parameter	Symbol	Test conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{\text{REFRQ}}\downarrow$)	t_{DARF}		0.5T-30		ns
$\overline{\text{REFRQ}}$ low level width	t_{WRFL}		(n+1)T-30		ns
Address hold time (from $\overline{\text{REFRQ}}\downarrow$)	t_{HRFA}		0.5T-30		ns
$\overline{\text{RESET}}$ low level width	t_{WRS1}	STOP mode release/power ON reset	30		ms
	t_{WRS2}	System reset	5		us
READY setup time (to $\overline{\text{MREQ}}\downarrow$, $\overline{\text{IOSTB}}\downarrow$)	t_{SCRYO}	n ≥ 2		T-100	ns
	t_{SCRY}	n ≥ 3		(n-1)T-100	ns
READY hold time (from $\overline{\text{MREQ}}\downarrow$, $\overline{\text{IOSTB}}\downarrow$)	t_{HCRYO}	n = 2	T		ns
	t_{HCRY}	n ≥ 3	(n-1)T		ns
	t_{HCRY1}	n ≥ 3	(n-2)T		ns
HLD $\overline{\text{RQ}}$ setup time (to $\text{CLKOUT}\downarrow$)	t_{SHQK}		30		ns
$\overline{\text{HLDAR}}\downarrow$ delay time from $\text{CLKOUT}\downarrow$	t_{DKHA}		15	80	ns
$\overline{\text{HLDAR}}\downarrow$ delay time from bus float	t_{CFHA}		T-50		ns
Bus output delay time from $\overline{\text{HLDAR}}\downarrow$	t_{DHAC}		T-50		ns
$\overline{\text{HLDAR}}\downarrow$ delay time from $\text{HLD}\overline{\text{RQ}}\downarrow$	t_{DHQHA}			3T+160	ns
Bus output delay time from $\text{HLD}\overline{\text{RQ}}\downarrow$	t_{DBQC}		3T+30		ns
HLD $\overline{\text{RQ}}$ low level width	t_{WHQL}		1.5T		ns
$\overline{\text{HLDAR}}$ low level width	t_{WHAL}		T		ns
INT, $\overline{\text{DMARQ}}$ setup time (to $\text{CLKOUT}\downarrow$)	t_{SIQK}		30		ns
INT, $\overline{\text{DMARQ}}$ high/ low level width	t_{WIQH} t_{WIQL}		8T		ns
POLL setup time (to $\text{CLKOUT}\downarrow$)	t_{SPLK}		2T		ns
NMI high/low level width	t_{WNIH} t_{WNIL}		5		us

(to be continued)

(cont'd)

Parameter	Symbol	Test conditions	MIN.	MAX.	Unit
CTS low level width	t_{WCTL}		2T		ns
INT setup time (to CLKOUT $\downarrow$)	t_{SIRK}		30		ns
$\overline{INTAK}$ $\downarrow$ delay time from CLKOUT $\downarrow$	t_{DKIA}		15	80	ns
INT hold time (from $\overline{INTAK}$)	t_{HIAIQ}		0		ns
$\overline{INTAK}$ low level width	t_{WLAL}		2T-30		ns
$\overline{INTAK}$ high level width	t_{WIAH}		T-30		ns
Data delay time from $\overline{INTAK}$ $\downarrow$	t_{DIAD}			2T-130	ns
Data hold time (from $\overline{INTAK}$ $\downarrow$)	t_{HIAD}		0	0.5T	ns
SCK0 cycle time	t_{CYTK}		1000		ns
SCK0 high/low level width	t_{WSTH} t_{WSTL}		450		ns
TxD delay time from SCK0 $\downarrow$	t_{DTKD}			210	ns
TxD hold time (from SCK0 $\downarrow$)	t_{HTKD}		20		ns
CTS0 cycle time	t_{CYRK}		1000		ns
CTS0 high/low level width	t_{WSRH} t_{WSRL}		420		ns
RxD setup/hold time (to/from CTS0 $\downarrow$)	t_{SRDK} t_{HKRD}		80		ns

Remarks: n indicates the number of wait states. No wait is "n = 0".

(2) uPD70325-10 ($T_a = -10$ to $+70^\circ\text{C}$, $V_{DD} = +5.0 \text{ V} \pm 5\%$)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
X1 input cycle time	t_{CYX}		49	250	ns
X1 input high/low level width	t_{WXH} t_{WXL}		16		ns
X1 input rising/falling time	t_{XR} t_{XF}			15	ns
CLKOUT output cycle time	t_{CYK}	$f_x/2$, $T=t_{CYK}$	100	2000	ns
CLKOUT output high/low level width	t_{WKH} t_{WKL}		0.5T-12		ns
CLKOUT output rising/falling time	t_{KR} t_{KF}			12	ns
Input rising/falling time	t_{IR} t_{IF}	Other than RESET, NMI, X1 and X2		20	ns
	t_{IRS} t_{IFS}	RESET, NMI		30	ns
Output rising/falling time	t_{OR} t_{OF}	Other than CLKOUT		15	ns
Address delay time from CLKOUT	t_{DKA}		15	75	ns
Data input delay time from address	t_{DADR}			$(n+1.5)T-60$	ns
Data delay time from $\overline{\text{MREQ}} \downarrow$	t_{DMRD}			$(n+1)T-50$	ns
Data delay time from $\text{MSTB} \downarrow$	t_{DMSD}			$(n+0.5)T-50$	ns
$\text{MSTB} \downarrow$ delay time from $\overline{\text{MREQ}} \downarrow$	t_{DMRMS}		0.5T-20	0.5T+30	ns
$\overline{\text{MREQ}}$ low level width	t_{WMRL}		$(n+1)T-25$	$(n+1)T+25$	ns

(to be continued)

(cont'd)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
Address hold time (from $\overline{\text{MREQ}}\downarrow$)	t_{HMA}		0.5T-30		ns
Data input hold time (from $\overline{\text{MREQ}}\downarrow$)	t_{HMDR}		0		ns
Control signal recovery time	t_{RVC}		T-25		ns
Data output delay time from address	t_{DADW}		0.5T-30	0.5T+50	ns
Address setup time (to $\overline{\text{MREQ}}\downarrow$)	t_{DAMR}		0.5T-30		ns
Address setup time (to $\overline{\text{MSTB}}\downarrow$)	t_{DAMS}		T-30		ns
$\overline{\text{MSTB}}$ low level width	t_{WMSL}		(n+0.5)T-25	(n+0.5)T+25	ns
Data output setup time (to $\overline{\text{MSTB}}\downarrow$)	t_{SDM}		(n+1)T-50		ns
Data output hold time (from $\overline{\text{MSTB}}\downarrow$)	t_{HMDW}		0.5T-30		ns
Address setup time (to $\overline{\text{IOSTB}}\downarrow$)	t_{DAIS}		0.5T-30		ns
Data delay time from $\overline{\text{IOSTB}}\downarrow$	t_{DISD}			(n+1)T-50	ns
$\overline{\text{IOSTB}}$ low level width	t_{WISL}		(n+1)T-25		ns
Address hold time (from $\overline{\text{IOSTB}}\downarrow$)	t_{HISA}		0.5T-30		ns
Data input hold time (from $\overline{\text{IOREQ}}\downarrow$)	t_{HISDR}		0		ns
Data output setup time (to $\overline{\text{IOSTB}}\downarrow$)	t_{SDIS}		(n+1)T-50		ns
Data output hold time (from $\overline{\text{IOSTB}}\downarrow$)	t_{HISDW}		0.5T-30		ns
$\overline{\text{DMARQ}}$ setup time (to $\overline{\text{MREQ}}\downarrow$)	t_{SDADQ}	Demand release mode, $n \geq 2$		(n-1)T-50	ns

(to be continued)

(cont'd)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
$\overline{\text{DMARQ}}$ hold time (from $\overline{\text{DMAAK}}\downarrow$)	t_{HDADQ}	Demand release mode	0		ns
$\overline{\text{DMAAK}}$ output low level width	t_{WDMRL}	Read operation	$(n+1.5)T-25$		ns
$\overline{\text{TC}}\downarrow$ delay time from $\overline{\text{DMAAK}}\downarrow$	t_{DDATC}			$0.5T+35$	ns
$\overline{\text{TC}}$ low level width	t_{WTCL}		$(n+2)T-25$		ns
$\overline{\text{DMAAK}}$ output low level width	t_{WDMWL}	Write operation	$(n+1)T-25$		ns
Address setup time (to $\overline{\text{REFRQ}}\downarrow$)	t_{DARF}		$0.5T-30$		ns
$\overline{\text{REFRQ}}$ low level width	t_{WRFL}		$(n+1)T-25$		ns
Address hold time (from $\overline{\text{REFRQ}}\downarrow$)	t_{HRFA}		$0.5T-30$		ns
$\overline{\text{RESET}}$ low level width	t_{WRSL1}	STOP mode release/power ON reset	30		ms
	t_{WRSL2}	System reset	5		us
READY setup time (to $\overline{\text{MREQ}}\downarrow$, $\overline{\text{IOSTB}}\downarrow$)	t_{SCRYO}	$n \geq 2$		$T-80$	ns
	t_{SCRY}	$n \geq 3$		$(n-1)T-80$	ns
READY hold time (from $\overline{\text{MREQ}}\downarrow$, $\overline{\text{IOSTB}}\downarrow$)	t_{HCRYO}	$n = 2$	T		ns
	t_{HCRY}	$n \geq 3$	$(n-1)T$		ns
	t_{HCRY1}	$n \geq 3$	$(n-2)T$		ns
HLD $\overline{\text{RQ}}$ setup time (to $\overline{\text{CLKOUT}}\downarrow$)	t_{SHQK}		25		ns
HLD $\overline{\text{AK}}\downarrow$ delay time from $\overline{\text{CLKOUT}}\downarrow$	t_{DKHA}		15	70	ns
HLD $\overline{\text{AK}}\downarrow$ delay time from bus float	t_{CFHA}		$T-35$		ns

(to be continued)

(cont'd)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
Bus output delay time from $\overline{\text{HLD}}\text{AK} \downarrow$	t_{DHAC}		T-35		ns
$\overline{\text{HLD}}\text{AK} \downarrow$ delay time from $\text{HLDRQ} \downarrow$	t_{DHQHA}			3T+160	ns
Bus output delay time from $\text{HLKRQ} \downarrow$	t_{DHQC}		3T+30		ns
HLDRQ low level width	t_{WBQL}		1.5T		ns
$\overline{\text{HLD}}\text{AK}$ low level width	t_{WHAL}		T		ns
INT, $\overline{\text{DMARQ}}$ setup time (to $\text{CLKOUT} \downarrow$)	t_{SIQK}		25		ns
INT, $\overline{\text{DMARQ}}$ high/low level width	t_{WIQH} t_{WIQL}		8T		ns
$\overline{\text{POLL}}$ setup time (to $\text{CLKOUT} \downarrow$)	t_{SPLK}		25		ns
NMI high/low level width	t_{WNIH} t_{WNIL}		5		us
$\overline{\text{CTS}}$ low level width	t_{WCTL}		2T		ns
INT setup time (to $\text{CLKOUT} \downarrow$)	t_{SIRK}		25		ns
$\overline{\text{INTAK}} \downarrow$ delay time from $\text{CLKOUT} \downarrow$	t_{DKIA}		15	70	ns
INT hold time (from $\overline{\text{INTAK}} \downarrow$)	t_{HIAIQ}		0		ns
$\overline{\text{INTAK}}$ low level width	t_{WIAL}		2T-25		ns
$\overline{\text{INTAK}}$ high level width	t_{WIAH}		T-25		ns
Data delay time from $\overline{\text{INTAK}} \downarrow$	t_{DIAD}			2T-100	ns
Data hold time (from $\overline{\text{INTAK}} \downarrow$)	t_{HIAD}		0	0.5T	ns
$\overline{\text{SCKO}}$ cycle time	t_{CYTK}		1000		ns

(to be continued)

(cont'd)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
$\overline{SCK0}$ high/low level width	t_{WSTH} , t_{WSTL}		450		ns
TxD delay time from $\overline{SCK0} \downarrow$	t_{DTKD}			210	ns
TxD hold time (from $\overline{SCK0} \downarrow$)	t_{HTKD}		20		ns
$\overline{CTS0}$ cycle time	t_{CYRK}		1000		ns
$\overline{CTS0}$ high/low level width	t_{WSRH} , t_{WSRL}		420		ns
RxD setup/hold time (to/from $\overline{CTS0} \downarrow$)	t_{SRDK} , t_{HKRD}		80		ns

Remarks: n indicates the number of wait states. No wait is "n = 0".

Comparator characteristics

uPD70325-8 ($T_a = -10$ to $+70^\circ\text{C}$, $V_{DD} = +5.0\text{V} \pm 10\%$)

uPD70325-10 ($T_a = -10$ to $+70^\circ\text{C}$, $V_{DD} = +5.0\text{V} \pm 5\%$)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Comparison accuracy	V_{ACOMP}				± 100	mV
Threshold voltage	V_{TH}		0		$V_{DD} + 0.1$	V
Comparison time	t_{COMP}		64		65	t_{CYK}
PT input voltage	V_{IPT}		0		V_{DD}	V

Data Memory STOP Mode Low Supply Voltage Data Holding Characteristics ($T_a = -10$ to $+70^\circ\text{C}$)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
Data hold supply voltage	V_{DDDR}		2.5	5.5	V
V_{DD} rising/falling time	t_{RVD} , t_{FVD}		200		us

3.2 FOR uPD70325(A)-9

Absolute maximum Ratings ($T_a = 25^\circ\text{C}$)

Parameter	Symbol	Test condition	Rating	Unit
Power supply voltage	V_{DD}		-0.5 to +7.0	V
	V_{TH}		-0.5 to $V_{DD}+0.5$	V
Input voltage	V_I		-0.5 to $V_{DD}+0.5$	V
Output voltage	V_O		-0.5 to $V_{DD}+0.5$	V
Output current low	I_{OL}	1 pin	4.0	mA
		Total, all pins	50	mA
Output current high	I_{OH}	1 pin	-2.0	mA
		Total, all pins	-20	mA
Operating temperature	T_{opt}		-40 to +85	$^\circ\text{C}$
Storage temperature	T_{stg}		-65 to +150	$^\circ\text{C}$

Caution 1: Do not directly connect output (or input/output) pins of IC products to each other or to V_{DD} or V_{CC} or GND. However, open drain pins and open collector pins can be connected to each other.



Direct connection can be made at an external circuit where timing design is made to avoid output collision with pins which become high impedance.

Caution 2: If one of the parameters exceeds the absolute maximum ratings even instantaneously, the product quality may be damaged. This means that the absolute maximum ratings are rated values which may physically damage the products. Preferably, use the products at values less than the absolute maximum ratings.

The specifications and test conditions listed under the DC and AC characteristics are the range in which the normal operation and quality of the product are guaranteed.

Oscillator Characteristics

uPD70325(A)-9 ($T_a = -40$ to $+85^\circ\text{C}$, $V_{DD} = +5.0\text{ V} \pm 5\%$, $V_{SS} = 0\text{ V}$, $0\text{ V} \leq V_{TH} \leq V_{DD} + 0.1\text{ V}$)

Resonator	Recommended circuit	Parameter	MIN.	MAX.	Unit
Ceramic resonator or crystal resonator		Oscillation frequency (f_{XX})	4	18	MHz
External clock		X1 input frequency (f_X)	4	18	MHz
		X1 input rising, falling time (t_{XR} , t_{XF})	0	15	ns
		X1 high, low level width (t_{WXH} , t_{WXL})	17		ns

Remarks 1: Place the oscillation circuit as near the X1 and X2 pins as possible.

2: Do not pass other signal lines through the shaded area.

Capacitance ($T_a = 25^\circ\text{C}$, $V_{DD} = 0\text{ V}$)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C_I	$f_C = 1\text{ MHz}$ Unmeasured pins returned to 0 V			10	pF
Output capacitance	C_O				20	pF
I/O capacitance	C_{IO}				20	pF

DC Characteristics

uPD70325(A)-9 ($T_a = -40$ to $+85^\circ\text{C}$, $V_{DD} = +5.0\text{ V} \pm 5\%$)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input voltage low	V_{IL}		0		0.8	V
Input voltage high	V_{IH1}	Other than $\overline{\text{RESET}}$, P10/ NMI, X1, X2	2.2		V_{DD}	V
	V_{IH2}	$\overline{\text{RESET}}$, P10/NMI, X1, X2	0.8 V_{DD}		V_{DD}	V
Output voltage low	V_{OL}	$I_{OL} = 1.6\text{ mA}$			0.45	V
Output voltage high	V_{OH}	$I_{OH} = -0.4\text{ mA}$	V_{DD} -1.0			V
Input current	I_I	$\overline{\text{EA}}$, P10/NMI; $0 \leq V_I \leq V_{DD}$			± 20	μA
Input leakage current	I_{LI}	Other than $\overline{\text{EA}}$, P10/NMI; $0 \leq V_I \leq V_{DD}$			± 10	μA
Output leakage current	I_{LO}	$0 \leq V_O \leq V_{DD}$			± 10	μA
V_{TH} current	I_{TH}	$0\text{ V} \leq V_{TH} \leq V_{DD}$		0.5	1.0	mA
V_{DD} supply current	I_{DD1}	Operating mode		95	130	mA
	I_{DD2}	HALT mode		30	55	mA
	I_{DD3}	STOP mode		15	35	μA

AC Characteristics

uPD70325(A)-9 ($T_a = -40$ to $+85^\circ\text{C}$, $V_{DD} = +5.0\text{ V} \pm 5\%$)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
X1 input cycle time	t_{CYX}		55	250	ns
X1 input high/low level width	t_{WXH} t_{WXL}		17		ns
X1 input rising/falling time	t_{XR} t_{XF}			15	ns
CLKOUT output cycle time	t_{CYK}	$f_X/2$, $T = t_{CYK}$	111	2000	ns
CLKOUT output high/low level width	t_{WKE} t_{WKL}		0.5T-12		ns
CLKOUT output rising/falling time	t_{KR} t_{KF}			12	ns
Input rising/falling time	t_{IR} t_{IF}	Other than RESET, NMI, X1 and X2		20	ns
	t_{IRS} t_{IFS}	RESET, NMI		30	ns
Output rising/falling time	t_{OR} t_{OF}	Other than CLKOUT		15	ns
Address delay time from CLKOUT	t_{DKA}		15	80	ns
Data input delay time from address	t_{DADR}			(n+1.5)T-60	ns
Data delay time from $\overline{\text{MREQ}}\downarrow$	t_{DMRD}			(n+1)T-50	ns
Data delay time from $\overline{\text{MSTB}}\downarrow$	t_{DMSD}			(n+0.5)T-50	ns

(to be continued)

(cont'd)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
$\overline{MSTB}$ ↓ delay time from $\overline{MREQ}$ ↓	t_{DMRMS}		0.5T-30	0.5T+30	ns
$\overline{MREQ}$ low level width	t_{WMRL}		(n+1)T-25	(n+1)T+25	ns
Address hold time (from $\overline{MREQ}$ ↓)	t_{HMA}		0.5T-35		ns
Data input hold time (from $\overline{MREQ}$ ↓)	t_{HMDR}		0		ns
Control signal recovery time	t_{RVC}		T-25		ns
Data output delay time from address	t_{DADW}			0.5T+50	ns
Address setup time (to $\overline{MREQ}$ ↓)	t_{DAMR}		0.5T-35		ns
Address setup time (to $\overline{MSTB}$ ↓)	t_{DAMS}		T-30		ns
$\overline{MSTB}$ low level width	t_{WMSL}		(n+0.5)T-25	(n+0.5)T+25	ns
Data output setup time (to $\overline{MSTB}$ ↓)	t_{SDM}		(n+1)T-50		ns
Data output hold time (from $\overline{MSTB}$ ↓)	t_{HMDW}		0.5T-35		ns
Address setup time (to $\overline{IOSTB}$ ↓)	t_{DAIS}		0.5T-35		ns
Data delay time from $\overline{IOSTB}$ ↓	t_{DISD}			(n+1)T-50	ns
$\overline{IOSTB}$ low level width	t_{WISL}		(n+1)T-25		ns
Address hold time (from $\overline{IOSTB}$ ↓)	t_{HISA}		0.5T-30		ns
Data input hold time (from $\overline{IOREQ}$ ↓)	t_{HISDR}		0		ns
Data output setup time (to $\overline{IOSTB}$ ↓)	t_{SDIS}		(n+1)T-50		ns
Data output hold time (from $\overline{IOSTB}$ ↓)	t_{HISDW}		0.5T-35		ns

(to be continued)

(cont'd)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
$\overline{\text{DMARQ}}$ setup time (to $\overline{\text{MREQ}}$)	t_{SDADQ}	Demand release mode, $n \geq 2$		$(n-1)T-50$	ns
$\overline{\text{DMARQ}}$ hold time (from $\overline{\text{DMAAK}}$)	t_{HDADQ}	Demand release mode	0		ns
$\overline{\text{DMAAK}}$ output low level width	t_{WDMRL}	Read operation	$(n+1.5)T-25$		ns
$\overline{\text{TC}}$ delay time from $\overline{\text{DMAAK}}$	t_{DDATC}			$0.5T+35$	ns
$\overline{\text{TC}}$ low level width	t_{WTCL}		$(n+2)T-25$		ns
$\overline{\text{DMAAK}}$ output low level width	t_{WDMWL}	Write operation	$(n+1)T-25$		ns
Address setup time (to $\overline{\text{REFRQ}}$)	t_{DARF}		$0.5T-35$		ns
$\overline{\text{REFRQ}}$ low level width	t_{WRFL}		$(n+1)T-25$		ns
Address hold time (from $\overline{\text{REFRQ}}$)	t_{HRFA}		$0.5T-35$		ns
$\overline{\text{RESET}}$ low level width	t_{WRSL1}	STOP mode release/power ON reset	30		ns
	t_{WRSL2}	System reset	5		us
READY setup time (to $\overline{\text{MREQ}}$, $\overline{\text{IOSTB}}$)	t_{SCRYO}	$n \geq 2$		$T-80$	ns
	t_{SCRY}	$n \geq 3$		$(n-1)T-80$	ns
READY hold time (from $\overline{\text{MREQ}}$, $\overline{\text{IOSTB}}$)	t_{HCRYO}	$n = 2$	T		ns
	t_{HCRY}	$n \geq 3$	$(n-1)T$		ns
	t_{HCRY1}	$n \geq 3$	$(n-2)T$		ns
HLD $\overline{\text{RQ}}$ setup time (to $\overline{\text{CLKOUT}}$)	t_{SHQK}		25		ns
HLD $\overline{\text{AK}}$ delay time from $\overline{\text{CLKOUT}}$	t_{DKHA}		15	75	ns

(to be continued)

(cont'd)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
$\overline{\text{HLDAR}}$ delay time from bus float	t_{CFHA}		T-35		ns
Bus output delay time from $\overline{\text{HLDAR}}$	t_{DEAC}		T-35		ns
$\overline{\text{HLDAR}}$ delay time from $\overline{\text{HLDRQ}}$	t_{DHQHA}			3T+160	ns
Bus output delay time from $\overline{\text{HLDRQ}}$	t_{DHQC}		3T+30		ns
$\overline{\text{HLDRQ}}$ low level width	t_{WHQL}		1.5T		ns
$\overline{\text{HLDAR}}$ low level width	t_{WHAL}		T		ns
INT, $\overline{\text{DMARQ}}$ setup time (to $\overline{\text{CLKOUT}}$)	t_{SIQK}		25		ns
INT, $\overline{\text{DMARQ}}$ high/low level width	t_{WIQH} t_{WIQL}		8T		ns
$\overline{\text{POLL}}$ setup time (to $\overline{\text{CLKOUT}}$)	t_{SPLK}		25		ns
NMI high/low level width	t_{WNIH} t_{WNIL}		5		us
$\overline{\text{CTS}}$ low level width	t_{WCTL}		2T		ns
INT setup time (to $\overline{\text{CLKOUT}}$)	t_{SIRK}		25		ns
$\overline{\text{INTAK}}$ delay time from $\overline{\text{CLKOUT}}$	t_{DKIA}		15	75	ns
INT hold time (from $\overline{\text{INTAK}}$)	t_{HAIQ}		0		ns
$\overline{\text{INTAK}}$ low level width	t_{WIAL}		2T-25		ns
$\overline{\text{INTAK}}$ high level width	t_{WIAH}		T-25		ns
Data delay time from $\overline{\text{INTAR}}$	t_{DIAD}			2T-100	ns
Data hold time (from $\overline{\text{INTAK}}$)	t_{HIAD}		0	0.5T	ns
$\overline{\text{SCKO}}$ cycle time	t_{CYTK}		1000		ns
$\overline{\text{SCKO}}$ high/low level width	t_{WSTH} t_{WSTL}		450		ns

(to be continued)

(cont'd)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
TxD delay time from SCK0↓	t_{DTKD}			210	ns
TxD hold time (from SCK0↓)	t_{HTKD}		20		ns
CTS0 cycle time	t_{CYRK}		1000		ns
CTS0 high/low level width	t_{WSRH} t_{WSRL}		420		ns
RxD setup/hold time (to/from CTS0↓)	t_{SRDK} t_{HKRD}		80		ns

Remarks: n indicates the number of wait states. No wait is "n = 0".

Comparator Characteristics


uPD70325(A)-9 ($T_a = -40$ to $+85^\circ\text{C}$, $V_{DD} = +5.0\text{ V} \pm 5\%$)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Comparator accuracy	V_{ACOMP}				± 100	mV
Threshold voltage	V_{TH}		0		$V_{DD} + 0.1$	V
Compare time	t_{COMP}		64		65	t_{CYK}
PT input voltage	V_{IPT}		0		V_{DD}	V


Data Memory STOP Mode Low Supply Voltage Data Holding Characteristics ($T_a = -40$ to $+85^\circ\text{C}$)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
Data hold supply voltage	V_{DDDR}		2.5	5.5	V
V_{DD} rising/falling time	t_{RVD} , t_{FVD}		200		us


Data Hold Timing



AC Test Input Waveform (except $\overline{\text{RESET}}$, NMI, X1 and X2)




AC Test Input Waveform ($\overline{\text{RESET}}$, NMI, X1 and X2)




AC Test Output Test Points

Output load condition: 100 pF




Load Conditions




Note: If the load capacitance exceeds 100pF because of ciucuit configuration, decrease the load capacitance of this device to less than 100pF by inserting a buffer.


Clock Timing




POLL Input Timing



CTS0 and CTS1 Input Timing




Interrupt Input/DMA Input Timing



Note: $\overline{INTP0}$ to $\overline{INTP2}$, $\overline{DMARQ0}$ to $\overline{DMARQ1}$


$\overline{RESET}$ Input Timing

When STOP mode is released/power-on is reset:



Note: The CLKOUT signal is output after being set to CLKOUT output.


When system is reset:




Note: The CLKOUT output is set to an input port to $\overline{RESET}$ input.

Ready Timing

When 2 wait states are inserted:



When an extra (n-2) wait state is inserted [$n \geq 3$]:




Notel: Memory cycle

2: I/O cycle


Remarks: The wait control register (WTC) value must be set to "11" (2 wait + insert state using READY pin) for wait state insertion by the external READY signal.

Serial Operation


When transmitting data in I/O interface mode




When receiving data in I/O interface mode




Read Operation




Write Operation




I/O Read Timing




I/O Write Timing




DMA (I/O → Memory) Timing



DMA (Memory → I/O) Timing




Refresh Timing




Hold Request/Acknowledge Timing

Normal mode




HOLD mode release at refresh



Note: A19 to A0, D7 to D0, $\overline{MREQ}$, $\overline{MSTB}$, $\overline{IOSTB}$, R/ $\overline{W}$

External Interrupt Request/Acknowledge Timing



3.3 Clock Synchronization Timing

The V25 family is designed to generate access signals to the memory and I/O from the $\overline{\text{MREQ}}$ and $\overline{\text{IOSTB}}$ signals. In connecting to the memory or I/O, design can be made even if there is no AC characteristic of clock reference. The clock synchronization timing listed below is provided for accurate READY input control with the system clock.

(1) uPD70325-8 ($T_a = -10$ to $+70^\circ\text{C}$, $V_{DD} = +5.0\text{V} \pm 10\%$)


Parameter	Symbol	Test condition	MIN.	MAX.	Unit
Address delay time from CLKOUT	t_{DKD}		65	115	ns
Data input setup time	t_{SDK}		15		ns
Data input hold time	t_{HKD}		40		ns
$\overline{\text{MREQ}}$ delay time	t_{DKMR}		10	55	ns
$\overline{\text{IOSTB}}$ delay time	t_{DKIS}		10	55	ns
READY setup time	t_{SRYK}		20		ns
READY hold time	t_{HKRY}		40		ns

(2) uPD70325-10 ($T_a = -10$ to $+70^\circ\text{C}$, $V_{DD} = 5.0\text{V} \pm 5\%$)
uPD70325(A)-9 ($T_a = -40$ to 85°C , $V_{DD} = 5.0\text{V} \pm 5\%$)


Parameter	Symbol	Test condition	MIN.	MAX.	Unit
Address delay time from CLKOUT	t_{DKD}		60	110	ns
Data input setup time	t_{SDK}		10		ns
Data input hold time	t_{HKD}		35		ns
$\overline{\text{MREQ}}$ delay time	t_{DKMR}		10	55	ns
$\overline{\text{IOSTB}}$ delay time	t_{DKIS}		10	55	ns
READY setup time	t_{SRYK}		15		ns
READY hold time	t_{HKRY}		40		ns

Ready Timing


When 2 wait states are inserted:




When an extra 1 wait stake is inserted:




Memory Read Operation




Memory Write Operation



I/O Read Timing




I/O Write Timing




4. PACKAGE INFORMATION

94-pin Plastic QFP (□ 20) (Unit: mm)




Detailed Drawing of Pin Tip Shape



S94GJ-80-5BG-2

84-Pin Plastic QFJ (□ 1150) (Unit: mm)



P84L-50A3-2