

January 1994


DESCRIPTION

The SSI 32R1203A is a bipolar monolithic integrated circuit designed for use with center-tapped ferrite or MIG recording heads. It provides a low noise read path with a gain of 250 V/V, write current control, and data protection circuitry for as many as 4 channels. Power supply fault protection is provided by disabling the write current generator during power sequencing. A Power Down mode (Idle) is provided to reduce power consumption to less than 10 mW.

The SSI 32R1203A requires only a +5V power supply and is available in a surface mount package.

FEATURES

- +5V only power supply
- Low power
 - Pd ≤ 225 mW Read mode
 - Pd ≤ 10 mW Idle mode
- High Performance
 - Input noise = 1.2 nV/√Hz max.
 - Input capacitance = 19 pF max.
 - Write current range = 15 50 mA
 - Head voltage swing = 6.0 Vpk
- 250 V/V read gain
- Designed for center-tapped ferrite or MIG heads
- Power supply fault protection
- · Includes write unsafe detection
- Enhanced Write to Read recovery



■ 8253965 0009398 T77 ■SIL

FUNCTIONAL DESCRIPTION

WRITE MODE

A source of recording current is provided to the head center tap by an internal voltage reference, VCT. The current is conducted through the head alternately into an HnX terminal or an HnY terminal according to the state of an internal flip-flop. The flip-flop is triggered by the negative transition of the Write Data Input line (WDI). A preceding Read mode selection initializes the write data flip-flop, WDFF, to pass write current through the "X" side of the head. The write current magnitude is determined by the value of an external resistor Rwc connected between WC terminal and GND, and is given by:

Iw = K/Rwc, where K = Write Current Constant

WRITE MODE FAULT DETECT CIRCUIT

Several circuits are dedicated to detecting fault conditions associated with the Write mode. A logical high level will be present at the Write Unsafe (WUS) terminal if any of the following write fault conditions are present:

- Head open
- Head center tap open
- Head shorted
- Head shorted to ground
- No write current
- WDI frequency too low
- Device in Read or Idle mode

The Write Unsafe output is open-collector and is usually terminated by an external resistor connected to VCC. Two negative transitions on WDI, after the fault is corrected, will clear the WUS flag.

A safe condition, WUS low, requires alternating voltage spikes on both HnX and HnY that exceed VCT + 1.5V at a rate equal to or higher than the Minimum Rate of WDI for Safe condition.

In addition, the power supply voltage level is monitored by a circuit that inhibits the write current if VCC is too low to permit valid data recording.

READ MODE

In Read Mode, (R/W high and $\overline{\text{CS}}$ low), the circuit functions as a low noise gain selectable differential amplifier. The read amplifier input terminals are determined by the Head Select inputs. The read amplifier outputs (RDX, RDY) are emitter follower sources, providing low impedance outputs. The amplifier polarity is non-inverting between HnX, HnY inputs and RDX, RDY outputs.

IDLE MODE

Taking \overline{CS} high selects the Idle mode which switches the RDX and RDY outputs into a high impedance state and deactivates the device. Power consumption in this mode is held to a minimum.

MODE SELECTION AND INDICATION CIRCUIT

Logical control inputs which select mode and head channel are TTL compatible. Their functions are described in Table 1 and Table 2.

TABLE 1: Head Select Table

Head Selected	HS1	HS0
0	0	0
1	0	1
2	1	0
3	1	1

TABLE 2: Mode Select Table

	Mode Select		Indicating & Fault Outputs
<u>cs</u>	R/W		WUS
1	х	ldle	high
0	1	Read	high
0	0	Write	active

PIN DESCRIPTION

NAME	TYPE	DESCRIPTION
HS0, HS1	1*	Head Select: Logical combinations select one of four Heads. See Table 1
CS	ı	Chip Select: a low level enables device. Has internal pull-up resistor.
R/ W	I*	Read/Write: a high level selects Read mode. Has internal pull-up resistor.
WUS	O*	Write Unsafe: a high level indicates an unsafe writing condition.
WDI	l*	Write Data In: negative transition toggles direction of head current.
H0X-H3X H0Y-H3Y	1/0	X, Y head connections
RDX, RDY	0*	X, Y Read Data: differential read signal output.
WC	-	Write Current: used to set the magnitude of the write current.
VCT	-	Voltage Center Tap: voltage source for head center tap.
VCC	-	+5V
GND	-	Ground

ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

All voltages referenced to GND. Currents into device are positive.

PARAMETER		RATING
DC Supply Voltage	VCC	-0.3 to +6 VDC
Digital Input Voltage Range HS1, HS0, WDI, R/W, CS		-0.3 to (VCC + 0.3 VDC)
Head Port Voltage Range	VH	-0.3 to (VCC + 3.0 VDC)
Write Current Pin Voltage	Vwc	-0.3 to (VCC + 0.3 VDC)
WUS Pin Voltage Range	Vwus	-0.3 to +6.0 VDC
Write Current Zero-Peak	IW	60 mA
RDX, RDY Output Current	lo	-10 mA
RDX, RDY Pin Voltage		VCC + 0.3 VDC
VCT Output Current Range	Ivct	-60 mA to +10 mA
WUS Output Current Range	Iwus	-0.1 mA to +10 mA
Storage Temperature Range	Tstg	-65 to 150°C
Package Temperature (20 sec Reflow)		215°C

ELECTRICAL SPECIFICATIONS (continued)

RECOMMENDED OPERATION CONDITIONS

PARAMETER		CONDITIONS	MIN	NOM	MAX	UNITS
DC Supply Voltage	vcc		4.75	5.0	5.25	VDC
Head Inductance	Lh		1		15	μH
Write Current Range	IW		15		50	mA
Junction Temperature R	ange Tj		+25		+135	°C

DC CHARACTERISTICS

Unless otherwise specified, recommended operating conditions apply.

POWER SUPPLY

VCC Supply Current (ICC)	Read Mode	33	44	mA
	Idle Mode	1.4	2.0	mA
	Write Mode	31 + lw	44 + lw	mA
Power Dissipation	Read Mode	165	227	mW
·	Idle Mode	7	10.5	mW
	Write Mode	155 + 5 lw	230 + 5.5 lw	mW

DIGITAL I/O

Input Low Voltage CS, R/W WDI, HS0, HS1	VIL			0.8	VDC
Input High Voltage CS, R/W WDI, HS0, HS1	VIH		2.0		VDC
Input Low Current CS, R/W WDI, HS0, HS1	IIL	VIL = 0.4V	-0.4		mA
Input High Current CS, R/W WDI, HS0, HS1	IIH	VIH = 2.7V		20	μА
WUS Output Low Voltage	VOL	IOL = 4.0 mA		 0.5	VDC
WUS Output High Current	IOH	VOH = 5.0V		100	μА

WRITE MODE

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNITS
Center Tap Voltage VCT	Write Mode/Idle Mode		Vcc - 0.9		VDC
Head Current (per side)	Write Mode, Voltage Fault 0 ≤ VCC ≤ 3.9V	-200		200	μΑ
Write Current Range	$1.0 \text{ k}\Omega ≤ \text{Rwc} ≤ 3.3 \text{ k}\Omega$	15		50	mA
Write Current Constant "K"		46	50	54	mA-kΩ
lwc to Head Current Gain			20		mA/mA
Unselected Head Leakage Current				85	μА
RDX, RDY Common Mode Output Voltage		Vcc - 3	Vcc - 2.4	Vcc - 2	VDC
WDI Minimum Pulse Width	PWH VIL ≥ 0.2V		11		ns
See Figure 1	PWL VIN ≥ 2.4V		4		ns

READ MODE

Center Tap Voltage VCT			V∞ - 1.5		VDC
Input Bias Current (per side)	From VCT to HnX or HnY		20	60	μΑ
Output Offset Voltage	RDX - RDY	-200		+200	m∨
Common Mode Output Voltage	RDX + RDY 2	2	Vcc - 2.4	3.5	VDC
Common Mode Output Voltage Change from Write to Read Mode		-100		+100	mV

FAULT DETECTION CHARACTERISTICS

Unless otherwise specified recommended conditions apply, lw = 30 mA, $Lh = 5 \mu H$, F(WDI) = 10 MHz.

Minimum Rate of WDI Input for Safe condition	150		kHz
Maximum Rate of WDI Input for Unsafe condition		50	kHz
Minimum voltage value for guaranteed write current turn-on	4.4		VDC
Maximum voltage value for guaranteed write current turn-off		3.9	VDC

ELECTRICAL SPECIFICATIONS (continued)

DYNAMIC CHARACTERISTICS AND TIMING

Unless otherwise specified, recommended operating conditions apply and lw = 30 mA, Lh = 5 μ H, f(WDI) = 5 MHz, CL(RDX, RDY) \leq 20 pF.

WRITE MODE

PARAMETER	CONDITIONS	MIN	МОМ	MAX	UNITS
Differential Head Voltage Swing		6.0	6.4		V(pk)
Unselected Head Transient Current	1 μH ≤ Lh ≤ 9.5 μH			2	mA(pk)
Differential Output Capacitance				15	pF
Differential Output Resistance	(1203AR only)	600		960	Ω

READ MODE

Differential Voltage Gain	Vin = 1 mVrms @ 1 MHz	200	250	300	V/V
Bandwidth (-3dB)	$ Zs < 5\Omega$, Vin = 1 mVpp	30	60		MHz
Input Noise Voltage	BW = 15 MHz, Lh = 0, Rh = 0		0.85	1.2	nV/√Hz
Differential Input Capacitance	Vin = 1 mVrms, f = 5MHz		16	19	pF
Differential Input Resistance			2		kΩ
Dynamic Range	AC input voltage where gain falls to 90% of its small signal gain value, $f = 5$ MHz	2			mVpp
Common Mode Rejection Ratio	Vcm = 100 mVpp @ 1 MHz < f < 10 MHz	50	75		dB
Power Supply Rejection Ratio	ΔVcc =100 mVpp @ 1 MHz < f < 10 MHz	45			dB
Channel Separation	Unselected Channels: Vin = 20 mVpp 1 MHz < f < 10 MHz	45	54		dB
RDX, RDY Single Ended Output Resistance				30	Ω
Output Current	AC Coupled Load, RDX to RDY	±1.5			mA

SWITCHING CHARACTERISTICS

PARAMETER		CONDITIONS	MIN	NOM	MAX	UNITS
R/W	Read to Write	R/W to 90% of write current		50	400	ns
	Write to Read	R/W to 90% of 100 mV 10 MHz read signal envelope or to 10% IW		0.15	1.0	μs
cs	Unselect to Select	CS to 90% of 100 mV 10 MHz read signal envelope		1.0	2.0	μs
	Select to Unselect	CS to 10% lh		0.05	0.6	μs
HS0, 1 to any Head		To 90% of 100 mV 10 MHz read signal envelope			0.6	μs
WUS	Safe to Unsafe (TD1)	(1203A only)	3.5		20	μs
		(1203AR only)	7.0		30	μs
	Unsafe to Safe (TD2)	Write mode, after fault cleared after 2nd transition			350	ns
Head Current		Rh = 0, Lh = 0				
	Prop. Delay (TD3)	From 50% points		25	40	ns
	Asymmetry	WDI has 50% Duty Cycle and 1 ns Rise/Fall Time			2	ns
	Rise/Fall Time	10% - 90% Points		4	20	ns





FIGURE 1: Write Mode Timing Diagram

3-15

■ 8253965 0009404 0T0 ■SIL



- Limit DC current from RDX and RDY to 100

 μA and load capacitance to 20 pF. In multi-chip application
 these outputs can be wire-OR'ed.
- 2. The power bypassing capacitor must be located close to the 32R1203A with its ground returned directly to device ground, with as short a path as possible.
- To reduce ringing due to stray capacitance this resistor should be located close to the 32R1203A. Where this is not desirable a series resistor can be used to buffer a long WC line.

FIGURE 2: Applications Information

PACKAGE PIN DESIGNATIONS

(Top View)

THERMAL	CHARACTERISTICS	:θjA
---------	------------------------	------

	20-Lead SOL, SOV	96° C/W
--	------------------	---------

GND	1		20		CS
нох	2		19		R/W
H0Y	3		18		wc
H1X	4	32R1203A	17		RDY
H1Y	5	Channels	16		RDX
H2X	6		15		HS0
H2Y	7		14		HS1
нзх	8		13		vcc
нзү	9		12		WDI
VCT	10		11		wus
	L			J	

20-Lead SOL, SOV

CAUTION Use handling procedures necessary for a static sensitive component

ORDERING INFORMATION

PART DESCRIPTION	ORDERING NUMBER	PACKAGE MARK
SSI 32R1203A 20-Lead SOL	SSI 32R1203A-CL	SSI 32R1203A-CL
20-Lead SOV	SSI 32R1203A-CV	SSI 32R1203A-CV
SSI 32R1203AR 20-Lead SOL	SSI 32R1203AR-CL	SSI 32R1203AR-CL
20-Lead SOV	SSI 32R1203AR-CV	SSI 32R1203AR-CV

No responsibility is assumed by Silicon Systems for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of Silicon Systems. Silicon Systems reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

Silicon Systems, Inc., 14351 Myford Road, Tustin, CA 92680-7022, (714) 573-6000, FAX (714) 573-6914

3-17 ©1993 Silico

0194 - rev

©1993 Silicon Systems, Inc

■ 8253965 0009406 9?3 ■ SIL