

T-75-33-90

LR490302 Digital Signal Processor for MODEM


Description

The LR490302 is a digital signal processor IC which provides functions necessary for the MODEM. Used in combination with the analog/digital interface IC (LR4906), it is possible to compose a MODEM system for G II/G III facsimile such as V29, V27ter, V21-2, etc.


■ Features

1. Compatible with CCITT G II /G III facsimile MODEM.
2. In compliance with CCITT V29, V27ter, V21-2, T3, T4 and T30.
3. Half duplex communication
4. Tone output and detection
5. DTMF generator
6. DTMF detect function
7. Adaptive automatic equalization function (G III)
8. CMOS low power consumption : 150mW (TYP.)
9. +5V single power supply
10. 64-pin quad flat package


■ Pin Connections



■ Block Diagram



Pin Functions



4

Pin No.	Pin name	I/O	Function	Pin No.	Pin name	I/O	Function
1	NC	—	Non connection	41	NU (PU)	—	Not used. Pulled up when mounted on the circuit board
2	DS	O	Data strobe pin	42	DV _{SS}	—	I/O driver unit GND
3-8	NC	—	Non connection	43, 44	P ₆ , P ₅	O	Bit programmable output pin
9	DV _{SS}	—	I/O driver unit GND	45	P ₄	I	Bit programmable input pin
10-17	PP ₆ -PP ₁₃	I/O	Parallel I/O pin	46, 47	NU (PU)	—	Not used. Pulled up when mounted on the circuit board
18, 19	NC	—	Non connection	48, 49	P ₁ , P ₀	I	Bit programmable input pin
20, 21	PP ₁₄ , PP ₁₅	I/O	Parallel I/O pin	50	NU (PU)	—	Not used. Pulled up when mounted on the circuit board
22	RST	I	Reset input pin	51	NC	—	Non connection
23	NC	—	Non connection	52	SIO ₅	I	Serial input pin
24	CLKIN	I	External clock input pin	53	SIO ₄	O	Serial output pin
25	DV _{SS}	—	I/O driver unit GND	54	NC	—	Non connection
26	LV _{SS}	—	Logic unit GND	55	DV _{DD2}	—	I/O driver unit +5V power supply
27	NU (PU)	—	Not used. Pulled up when mounted on the circuit board	56	LV _{DD2}	—	Logic unit +5V power supply
28	NC	—	Non connection	57	DV _{SS}	—	I/O driver unit GND
29, 30	NU (PD)	—	Not used. Connected to V _{SS} when mounted on the circuit board	58	LV _{SS}	—	Logic unit GND
31-35	NC	—	Non connection	59	LV _{DD1}	—	Logic unit +5V power supply
36	P ₁₂	O	Bit programmable output pin	60	DV _{DD1}	—	I/O driver unit +5V power supply
37	NC	—	Non connection	61, 62	SIO ₂ , SIO ₁	O	Serial output pin
38	P ₁₀	O	Bit programmable output pin	63	AS	O	Address strobe pin
39, 40	NC	—	Non connection	64	R/W	O	Read/write pin

SHARP

Absolute Maximum Ratings

T-75-33-90

Parameter	Symbol	Rating	Unit
Supply voltage	V_{DD}	-0.3 to +7.0	V
Input voltage	V_{IN}	-0.3 to $V_{DD}+0.3$	V
Operating temperature	T_{opr}	0 to +70	°C
Storage temperature	T_{stg}	-55 to +150	°C

DC Characteristics

(V_{DD}=5V±5%, T_a=0 to +70°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Input "Low" voltage	V_{CL}				0.4	V	1
	V_{IL}				0.8	V	2
Input "High" voltage	V_{CH}		$V_{DD}-0.4$			V	1
	V_{IH}		2.0			V	2
Output "Low" voltage	V_{OL1}	$I_{OL}=7.8\text{mA}$, $C_L=60\text{pF}+2\text{TTL}$			0.4	V	3
	V_{OL2}	$I_{OL}=5\text{mA}$, $C_L=40\text{pF}+2\text{TTL}$			0.4	V	4
	V_{OL3}	$I_{OL}=4.3\text{mA}$, $C_L=40\text{pF}+2\text{TTL}$			0.4	V	5
Output "High" voltage	V_{OH1}	$I_{OH}=14\text{mA}$, $C_L=60\text{pF}+2\text{TTL}$	2.4			V	3
	V_{OH2}	$I_{OH}=8\text{mA}$, $C_L=40\text{pF}+2\text{TTL}$	2.4			V	4
	V_{OH3}	$I_{OH}=7\text{mA}$, $C_L=40\text{pF}+2\text{TTL}$	2.4			V	5
Input leakage current	I_{LI}	$V_{IX}=0$ to V_{DD}			10	μA	
Output leakage current	I_{LO}				10	μA	
Current consumption	I_{DD}	$f=20\text{MHz}$, $V_{DD}=5.5\text{V}$		30	100	mA	

Note 1 : Applied to pin CLKIN

Note 2 : Applied to pins except for CLKIN

Note 3 : Applied to pins AS, DS, R/W, PP₆-PP₁₅Note 4 : Applied to pins P₀, P₁, P₄, P₅, P₆, P₁₀, P₁₂Note 5 : Applied to pins SIO₁, SIO₂, SIO₄

SHARP

T-75-33-90

■ AC Characteristics

Parallel I/O bus master timing (f=20.2752MHz)

〈Read cycle〉

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
R/W setup time	T _{RAS}	60			ns
Address setup time	T _{AAS}	35			ns
Address hold time	T _{AAH}	25			ns
AS pulse width	T _{ASW}	80			ns
DS-R/W recovery time	T _{DRR}	115			ns
DS-AS delay time	T _{DAD}	115			ns
AS access time	T _{ASA}			200	ns
DS access time	T _{DSA}			95	ns
Data retention time	T _{DSRH}	0			ns
DS pulse width	T _{DSRW}	230			ns
Address·DS delay time	T _{ADD}	-25			ns
AD·DS delay time	T _{ADD}	75			ns
Low impedance recovery time 1	T _{OLZ1}	265			ns
Low impedance recovery time 2	T _{OLZ2}	115			ns

〈Write cycle〉


Parameter	Symbol	MIN.	TYP.	MAX.	Unit
R/W setup time	T _{RAS}	60			ns
Address setup time 1	T _{AAS}	35			ns
Address hold time 1	T _{AAH}	25			ns
Address setup time 2	T _{ADS}	55			ns
Address hold time 2	T _{ADH}	115			ns
Data setup time	T _{DDS}	60			ns
Data hold time	T _{DDH}	170			ns
AS pulse width	T _{ASW}	80			ns
DS pulse width	T _{DSWW}	130			ns
AS·DS delay time	T _{ADWD}	175			ns
DS·R/W recovery time	T _{DRR}	115			ns
DS·AS delay time	t _{DAD}	115			ns
Low impedance retention time	T _{ADLZ}	110			ns




■ Timing Diagram (Parallel I/O bus master timing)

T-75-33-90

<Read cycle>



<Write cycle>



SHARP

T-75-33-90

Pin Descriptions

(1) PP₆-PP₁₅ (Pins 10-17, 20 and 21)

The PP₆-PP₁₅ are 10-bit bidirectional bus ports used to interface address and data with the LR4906.

(2) $\overline{DS}$, $\overline{AS}$ and $\overline{R/W}$ (Pins 2, 63 and 64)

$\overline{DS}$, $\overline{AS}$ and $\overline{R/W}$ provide signals to control parallel ports. The $\overline{AS}$ and $\overline{DS}$ are strobe pins for address and data, and the $\overline{R/W}$ pins is used to determine the direction of data.

(3) SIO₁, SIO₂, SIO₄ and SIO₅ (Pins 62, 61, 53 and 52)

The SIO₁ provides clocks for the SCF (Switched Capacitor Filter) to the LR4906.

The SIO₂ provides sampling clocks to the LR4906.

The SIO₄ outputs the receiver serial output data. The SIO₅ inputs the transmitter serial input data.


(4) P₀, P₁, P₄-P₆, P₁₀ and P₁₂ (Pins 49, 48, 45-43, 38 and 36)

The P₀, P₁, P₅, P₆, P₁₀ and P₁₂ are bit programmable I/O pins for serial I/O interface with a host CPU.

The P₄ inputs an interrupt signal from the LR4906.

Two-chip MODEM for G II and G III Facsimiles

(1) System block



4

SHARP

T-75-33-90


(2) Specifications and Features

No.	Parameter		Specifications
1	Communication system		Half duplex communication
2	Modulation system	QAM : 9600bps, 7200bps DPSK : 4800bps, 2400bps FSK : 300bps AM-PM-VSB : 10368Hz	In compliance with V29 V27ter, V21-2, T3, T4, and T30 for CCITT G II and G III facsimiles
3	Tonal signal detection	2100Hz, 1850Hz, 1650Hz, 1500Hz, 1300Hz, 1100Hz Other arbitrary frequencies within telephone band	Simultaneous detection of three kinds of tonal signals in FSK mode
4	High speed/low speed identification function	High speed : Spectrum signal of V29 and V27ter Low speed : Spectrum signal of V21-2 (Signals in 1650-1850Hz band)	High speed/low speed identification as shown left while waiting for speed training
5	Simultaneous receiving	In high speed mode, FSK detection can be done simultaneously, and a flag is displayed.	1. P3DET flag is displayed at high speed signal detection 2. FSKDET flag is displayed at low speed signal detection. HOST shifts it to FSK mode after FSK-DET flag is noticed.
6	Training noise	With noises more than the signal level at high speed receiving, training does not start.	Training can be started when signal component more than prescribed S/N is detected in the noise.
7	Tap hold	V29 and V27ter equalized tap	In (V29→FSK→V29), tap value corresponding to network characteristics is stored.
8	Amplitude equalizer	Non-loaded cable/loaded cable Link amplitude equalizer	External fixed equalizer is not required due to a good performance of automatic equalizer for an automatic optimum equalization of network characteristics.
9	Delay equalizer	Link delay equalizer	
10	Signal quality data	Display of SQD (Signal quality)	Yes/No of transmission quality of more than BER 10^{-5} is displayed by flag
11	Tone dialer	DTMF	Simultaneous transmission of two frequencies
12	Receiving input level	G II, G III	-4 to -43dBm
13	Transmission output level		-4dBm (with 10k Ω load)
14	I/O control	TXD/RXD control	Data serial system
15	G II AGC control		AGC control is not required from HOST side. AGC value is stored upon signal reception.
16	Package size	Molded unit size	LR490301 (DSP) 20×16mm LR4906 (ANALOG) 20×16mm
17	Power supply	Average effective current	LR490301 +5V(D) 40mA LR4906 +5V(D) 10mA +5V(D) 30mA -5V(D) 35mA

SHARP

System Configuration Example

T-75-33-90



Note 1 : Tolerance of resistors $R_1 \cdots R_8$ should be $\pm 1\%$ accuracy.
Note 2 : NC pins must be open.

Note 1: Tolerance of resistors R

4