HD64610 Calendar Clock IC

Description

The HD64610 is a calendar clock IC providing calendar clock functions and an 8-bit static-RAM interface. The HD64610 incorporates a crystal oscillator circuit dedicated to 32 kHz and a voltage clamp circuit enabling low current dissipation and battery back-up.

Features


- 8-bit data bus (static-RAM interface); highspeed static-RAM timing equivalent to HM62256
- Oscillator circuit (Rf, Rd) incorporated
- Timer and calendar functions (BCD based): second, minute, hour, date, day of week, month, and year counters.
- 1 Hz to 64 Hz timer (binary based)
- START/STOP function
- 30-second ADJUST function
- Alarm interrupt and carry interrupt
- 1 Hz output
- Leap year automatic adjustment
- Battery backup (low power operation capability)

Type of Products

Type No.	Package	
HD64610P	24 pin plastic DIP	(DP-24)
HD64610FP	24 pin plastic SOP	(FP-24D)

Note: WTR; Wide temperature range (-40 to +85°C) version is available. Please consult the Hitachi's sales office.

Pin Arrangement



HD64610

Pin Description

Function	Pin No.	Symbol	Pin Name	1/0	Description
Power supply	24	V _{CC}	V _{CC}	<u>-</u>	Connected to power supply. Supplies a voltage of 5 V ± 10% at power-on and bus access. Supplies 2 V or more during battery backup.
	1, 12, 21	V _{SS}	V _{SS}		Connected to ground (GND). As pin 1 and 12 are used independently within the HD64610, both connected to GND. Careful consideration must be taken in printed circuit board design to prevent a potential difference from being generated between these two pins at board mounting. Especially, pin 1 must supply a stable voltage since it supplies the basic voltage for the oscillator. Pin 21 is connected to GND to prevent the crosstalk noise from other signal (note) circuit.
Clock	22, 23	OSC ₁ OSC ₂	OSC ₁ OSC ₂	Input	Connects to a crystal resonator having a frequency of 32.768 kHz. (Refer to figure 7 for crystal resonator connection.)
MPU bus	5 – 8	A ₃ - A ₀	Address bus	Input	Inputs address information to access an internal register.
interface	9 – 11, 13 – 17	I/O ₁ – I/O ₈	Data bus	I/O	8-bit bi-directional data bus. These pins consist of three-state output buffers, and are placed in high impedance state except when both CS and OE are low and WE high (read accessing).
	18	CS	Chip select	Input	Selects the HD6 <u>46</u> 10. The MPU can access the HD64610 when CS is low.
	19	ŌĒ	Output enable	Input	Asserted low when the MPU reads data from a register. If both OE and WE are asserted low, WE has priority over OE.
	20	WE	Write enable	Input	Asserted low when the MPU writes data to a register.
	3	IRQ	Interrupt request	Output	Requests an interrupt to the MPU. Asserted low when a carry or alarm interrupt occurs. IRQ can be reset by having the MPU write a 0 to the corresponding interrupt flag or enable bit of control register A. IRQ is an open drain pin and is placed in high impedance state if no interrupt is being requested. Connect pull-up resistors to IRQ with other interrupt request signals.

HITACHI/ (MCU/MPU)


Pin Description (cont)

Function	Pin No.	Symbol	Pin Name	I/O	Description
Clock control	2	H·START/ STOP	Hardware start/stop	Input	Controls start/stop for clock and counter functions. This function is valid when S-START/STOP bit of control register B is 0. When S-START/STOP bit is 1, the HD64610 continues count operations regardless of this pin's status.
	4	1 Hz	1 Hz	Output	Monitors the 1 Hz internal basic clock. To monitor this 1 Hz signal, clear bit 3 of control register B to 0 and set bit 0 to 1 after power on. 1 Hz is an open drain pin.

Note: Pin 21 is not connected to an internal die. Therefore, this pin is open in DC measurement electrically. However this pin is very important to prevent the cross-talk noise from close signals in a high-frequency AC characteristics. Pin 21 must be connected to GND.

HD64610

Block Diagram



HITACHI/ (MCU/MPU)

System Configuration

The HD64610 generates a 1 Hz basic signal through a crystal oscillator (32.768 kHz) and a divider circuit. A divider circuits provides a detail clock data ranging from 64 Hz to 1 Hz, which can be read through the 64 Hz counter. A carry occurs and the clock data is updated on every 1 Hz interval in the second, minute, hour, day of week, date, month, and year counters. It is thus necessary to confirm that no carry has occurred during counter reading since the counter value is undefined when a carry occurs. Whether or not a carry has occurred can be checked by carry flag or interrupt.

An alarm can be generated any time under the control of the 64 Hz, second, minute, hour, day of week, and date alarm registers. Alarm time can be specified by setting the appropriate enable (ENB) bits and time bits of alarm registers. Whether or not an alarm has occurred can be confirmed by reading the alarm flag in control register A or by interrupt. Start/stop, reset, and 30-second adjustment of the divider circuit are also provided for clock counter control.

Table 1 Internal Registers

I/O			Read/				Bits				
Address	Register Name	Symbol	Write	b7	b6	b 5	b4	b3	b2	b1	b0
\$ 0	64 Hz counter	64CNT	R	_	1 Hz	2 Hz	4 Hz	8 Hz	16 Hz	32 Hz	64 Hz
\$ 1	Second counter	SECONT	R/W		10 sec	conds		1 sec	ond		
\$ 2	Minute counter	MINCNT	R/W		10 mir	nutes		1 min	ute		
\$ 3	Hour counter	HRCNT	R/W		_	10 hou	ırs	1 hou	r		
\$ 4	Day of week counter	WKCNT	R/W	_	_	_	_	_	day of	week	
\$ 5	Date counter	DAYONT	R/W	_	_	10 day	'S	1 day			
\$ 6	Month counter	MONCNT	R/W			_	10 months	1 mor	nth		
\$ 7	Year counter	YRCNT	R/W	10 yea	ırs			1 yea	r		
\$ 8	64 Hz alarm register	64AR	R/W	ENB	1 Hz	2 Hz	4 Hz	8 Hz	16 Hz	32 Hz	64 Hz
\$ 9	Second alarm register	SECAR	R/W	ENB	10 sec	onds		1 sec	ond		
\$ A	Minute alarm register	MINAR	R/W	ENB	10 min	utes		1 min	ute		
\$ B	Hour alarm register	HRAR	R/W	ENB	_	10 hou	ırs	1 hou	r		
\$ C	Day of week alarm register	WKAR	R/W	ENB	_			_	day of	week	
\$ D	Date alarm register	DAYAR	R/W	ENB	_	10 day	s	1 day			
\$ E	Control register A	CRA	R/W*	CF	_	_	CIE	AIE		_	AF
\$ F	Control register B	CRB	R/W	RAM7	RAM6	RAM5	RAM4	TEST	ADJ	Reset	S-START STOP

HD64610

Notes:

- Reserved bits in the counters, alarm registers, and control register A cannot be written to and are always read as 0.
- 2. Days of the week are defined as follows:
 - 0 = Sunday, 1 = Monday, 2 = Tuesday,
 - 3 = Wednesday, 4 = Thursday, 5 = Friday,
 - 6 = Saturday
- The second, minute, hour, date, month, and year counters and alarm registers contain BCD data.
- The 64 Hz counter and 64 Hz alarm register contain binary data.
- 5. The hour is defined on a 24-hour basis.
- The 64 Hz counter is a read only register and cannot be written to.
- * Interrupt enable bits (b4, b3) of control register A can be read from or written to. Interrupt flags (b7, b0) can be read, but may only be written to as 0.

Function

1. Calendar Clock Function

The HD64610 features a 64 Hz counter, which counts time in cycles from 64 Hz to 1 Hz provided from the divider circuit, and second, minute, hour, day of week, date, month, and year counters for calendar clock function. These counters are constructed by a series of ripple counters.

The 64 Hz counter directly reads counter output from the divider circuit (without any conversion).

It can measure and display time at about 8 msec resolution. The second, minute, hour, day of week, date, month, and year counters count up every second.

Control registers include reset (Reset) and 30-second adjustment (ADJ) functions for calendar clock time adjustment. When these functions are performed, the divider circuit is cleared to 0 to start counting from 0. In 30-second adjustment, second data is rounded up or down with respect to 30-second intervals.

2. Time Measuring Function

The HD64610 employs the H·START/STOP pin (external pin) and S·START/STOP bit of control register B to control count operation start and stop. The counters can be started or stopped by either the H·START/STOP pin or

S-START/STOP bit according to the user application system. This function is useful for controlling accumulated system operation time.

3. Alarm Detection Function

The HD64610 has an alarm detection function. An alarm setting can be specified in the 64 Hz, second, minute, hour, day of week and date alarm registers. The alarm flag of control register A is set when a calendar clock counter matches the specified alarm time. Each alarm register has an enable bit (ENB) in bit 7. Set ENB bit to 1 to enable an alarm register. In addition, if the alarm flag is set while the alarm interrupt enable bit is set, an interrupt request signal is generated at the IRQ pin. Note that the alarm flag keeps this value for a specified alarm time. That is, clearing the alarm flag bit during the specified alarm time is invalid (due to set the alarm flag by the internal circuit at this time). This point must be kept in mind during software design.

4. 1 Hz Basic Cycle Generation

The HD64610 has a 1 Hz pin outputting a basic cycle which may be used for frequency adjustment or as a basic signal. This pin is an open-drain pin and waveforms can be monitored by connecting a resistor between it and $V_{\rm CC}$.

HITACHI/ (MCU/MPU)

Internal Registers

1. 64 Hz counter (64 CNT)

The 64 Hz counter counts cycles from 64 Hz to 1 Hz provided from the divider circuit. This is a read-only register and can not be written to. If a carry from 128 Hz step occurs when this register is read, bit 7 (CF bit) of control register A is set to 1 to indicate that a carry and read have occurred at the same time. In this case, since the read data is invalid, the 64 Hz counter must be read again after bit 7 of control register A is cleared by writing a 0 to it. Reserved bit of the 64 Hz counter is always read as 0. The divider circuit is cleared to 0 by RESET or ADJ (of control register B).

Second, minute, hour, day of week, date, month, and year counters

These counters are used for setting and counting timer calendar functions. Note that since each bit of these counters is undefined during power-on, these counters must be specified after stopping timer operation by bringing H·START/STOP signal low and clearing S·START/STOP bit to 0. Timers can be started by either bringing H·START/STOP high or setting the S·START/STOP bit to 1. Reserved bits of these counters are always read as 0. These registers are not be affected by ADJ and RESET. They contain BCD data and the hour is defined on a 24-hour basis. Days of week are defined as follows.

- 0 Sunday, 1 Monday, 2 Tuesday,
- 3 Wednesday, 4 Thursday, 5 Friday,
- 6 Saturday

Bit	b7	b 6	b 5	b 4	b3	b2	b 1	b0
Cycle (Hz)	_	1	2	4	8	16	32	64
Read/Write	R	R	R	R	R	R	R	R
Reset, ADJ	_	0	0	0	0	0	0	0

Bit	b7	b 6	b5	b4	b 3	b2	b1	b0	Valid range (BCD)
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Second counter	_	10 sec	conds		1 seco	nd			00 – 59
Minute counter	_	10 mir	nutes		1 minu	ıte	00 – 59		
Hour counter	_	_	10 ho	Jrs	1 hour				00 – 23
Day of week counter		_			_	day of	week		00 – 06
Date counter		_	10 day	/s	1 day				00 – 31
Month counter	_	******	_	10 mon	ths 1 mon	th			00 – 12
Year counter	10 yea	ars			1 year				00 – 99

- Notes: 1. Year counter indicates last 2 digits of the year (A.D).
 - 2. Remainder 0 obtained by dividing the year counter value by 4 identifiers leap year.
 - 3. Set these counters within the valid range. Counter operation can not be assured if the counter is set outside the valid range. Remember that date count setting varies according to month and leap year.

64 Hz, second, minute, hour, day of week, and date alarm registers

These registers are used for alarm timers. Set all registers after power-on since each bit in these alarm registers is undefined after power-on. If alarm registers, whose ENB bits are set to 1, match their corresponding counters, the alarm flag (of control register A) is set to 1. These registers are not be affected by ADJ and RESET. The 64 Hz alarm register and the day of week alarm register contain binary data and the others contain BCD data. The hour is defined on a 24-hour basis. Days of week are defined as follows.

- 0 Sunday, 1 Monday, 2 Tuesday,
- 3 Wednesday, 4 Thursday, 5 Friday,
- 6 Saturday

4. Control register A (CRA)

Control register A (CRA) indicates carry and alarm status and enables carry and alarm interrupts. Initialize the CRA register by writing a specified value to it since all bits are undefined after power-on reset. The flag bits in the CRA register are set by the clock circuit asynchronously. Note that they must be cleared by writing a 0 to them by software. In addition, a bit set instruction which performs read-modify-write operation and bit clear instruction cannot be used for CRA register handling since a flag bit may set after reading. Reserved bits are always read as 0. The CRA register is not affected by RESET.

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
64 Hz alarm register	ENB	1 Hz	2 Hz	4 Hz	8 Hz	16 Hz	32 Hz	64 Hz	
Second alarm register	ENB	10 seconds			1 second				
Minute alarm register	ENB	10 min	utes		1 minu	te			
Hour alarm register	ENB		10 hou	rs	1 hour				
Day of week alarm register	ENB	_		-		day of v	veek		
Date alarm register	ENB		10 day	s	1 day				

Bit	b7	b6	b 5	b4	b 3	b2	b1	ь0	
Read/Write	R/W*1		_	R/W	R/W	_	_	R/W*1	
Bit name	CF		-	CIE	AIE			AF	

Carry flag (CF)

0: No carry and no 64 Hz counter read during a carry occurrence.

1: A carry or 64 Hz counter read during a carry occurrence.

Carry interrupt enable

0: Disabled

1: Enabled

Alarm interrupt enable

0: Disabled

1: Enabled

0: Counter and alarm register do not match.

1: Counter and alarm register match.

Note: *1 When b7 and b0 are 1, they can be cleared by writing 0 to them; however, a 1 cannot be written to them when they are 0.

HITACHI/ (MCU/MPU)

Bit 7 (carry flag): The carry flag is set to 1 by hardware under the following conditions.

- 1) A carry occurs
- Count time of the 64 Hz counter and 64 Hz register read access occur simultaneously.

The carry flag bit cannot be set by writing a 1 to it. This bit is cleared by writing a 0 to it during a period other than the carry period. See Counter Read Procedure for details.

CF (carry flag)

- After clearing b7 to 0, no carry occurs and no request to read 64 Hz counter occurs at the 64 Hz carry period.
- 1: After clearing b7 to 0, a carry or read during 64 Hz carry has occurred.

b6, b5, b2, and b1: These bits are reserved and are always read as 0.

Bit 4 (carry interrupt enable): When the carry interrupt enable bit is set to 1, the \overline{IRQ} pin is asserted low if the carry flag is set due to a carry occurrence. Here, the \overline{IRQ} pin may be negated high by clearing the carry flag to 0. (The \overline{IRQ} pin must be pulled up since it is an open-drain output pin.) If this bit is cleared to 0, the \overline{IRQ} pin is not affected by carry flag status.

CIE (carry interrupt enable)

- 0: The IRQ pin is negated high regardless of carry flag status (disable).
- 1: The IRQ pin is asserted low if the carry flag is 1 (enable).

Bit 3 (alarm interrupt enable): When the alarm interrupt enable bit is set to 1, the \overline{IRQ} pin is asserted low if the alarm flag is set due to an alarm occurrence. Here, the \overline{IRQ} pin may be negated high by clearing the alarm flag to 0. (The \overline{IRQ} pin must be pulled up since it is an open-drain output pin.) If the alarm interrupt enable bit is cleared to 0, the \overline{IRQ} pin is not affected by alarm flag status.

AIE (Alarm interrupt enable)

- 0: The IRQ pin is negated high regardless of alarm flag status (disabled).
- 1: The IRQ pin is asserted low if the alarm flag bit is 1 (enabled).

Bit 0 (alarm flag): When timer counters match the alarm time specified in alarm registers whose ENB bits are set to 1, the alarm flag is set to 1 by hardware. Note that the alarm flag cannot be set to 1 by writing a 1 to it. The alarm flag is cleared to 0 by writing a 0 to it during a period other than the alarm generation period.

AF (alarm flag)

- Alarm registers and timer counters do not match after reset.
- 1: Alarm registers whose ENB bits are set to 1 and corresponding timer counter match.
- 5. Control register B (CRB)

The control register B (CRB) must be initialized by writing data to it since all bits are undefined after power-on reset. The CRB register contains the ADJ bit for 30-second adjustment, the RESET bit for the divider circuit, S·START/STOP bit for start or stop, and 4 RAM bits. No bits are affected by RESET.

Bit 7 - bit 4 (RAM7 - RAM4): The RAM7 - RAM4 bits can be used as RAM or flags by writing 1 or 0.

Bit 3 (TEST): This bit must be cleared to 0.

Bit 2 (ADJ): The ADJ bit is used for 30-second adjustment (ADJ function). If the ADJ bit is set to 1, 30-second adjustment is performed: time less than 30 seconds is truncated to as 0 second and that greater or equal to 30 seconds is raised to 1 minute. The divider circuit is reset at this time. After 30-second adjustment, the ADJ bit is cleared to 0. If a 0 is written to this bit, the HD64610 is unaffected.

ADJ

- 0: Normal timer operation
- 1: 30-second adjustment

Bit 1 (Reset)

The reset bit is used to initialize the divider circuit. Even if a 0 is written to this bit, the HD64610 is unaffected. After reset operation, the reset bit is automatically cleared to 0 and subsequent writing becomes available.

Bit	b7	b6	b5	b 4	b3	b2	b1	b0
Read/Write	R/W	R/W	R/W	R/W	R/W ¹	R/W ²	R/W ²	R/W
Bit name	RAM7	RAM6	RAM5	RAM4	TEST	ADJ	Reset	S-START/ STOP
TEST 0: Norm	nal operation	n mode		-		operation i		
1: Test				F		operation i		

- 0: Timer stops when H-START/STOP is low
- 1: Timer operation

Notes: 1. Always write a 0 to this bit.

2. If a 1 is written to these bits, it remains 1 for a certain period of function executed and then cleared to 0. While the bit is 1, a 0 cannot be write to it.

HITACHI/ (MCU/MPU)

Reset

0: Normal timer operation

1: Divider circuit reset

Bit 0 (S·START/STOP): The S·START/STOP bit is used to control stop and restart of the counters. Stop and reset operation are controlled by the combination of H·START/STOP pin and S·START/STOP bit status. When the H·START/STOP pin is high, the counters always operate regardless of the S·START/STOP bit status.

On the other hand, when the H·START/STOP pin is low, counter operation is controlled by the S·START/STOP bit as follows:

- 1. If the S-START/STOP bit is cleared to 0, the counters stop operating.
- 2. If the S·START/STOP bit is set to 1, the counters continue operation.

Relationship between counter operation, the H-START/STOP) pin, and the S-START/STOP bit is shown below.




Figure 1 S-START/STOP Bit Function

S-START/STOP

0: The timer stops operating when H·START/STOP = low, normal timer operation when H·START/STOP = high

1: Normal timer operation

Operational Description

1. Oscillator circuit startup at power on

The HD64610 incorporates a crystal oscillator circuit. For a crystal oscillator circuit, oscillation startup characteristics at power-on is an important factor. The following describes oscillator circuit startup procedure.

- a) Power-on. ($V_{CC} = 5 \text{ V} \pm 10\%$, $T_a = -20 \text{ to} +75^{\circ}\text{C}$)
- b) Bit 3 of the CRB register is cleared to 0 to specify normal operation mode.
- c) Wait until the crystal oscillator starts up. (t_{osc}) .
- d) After registers are set, the HD64610 can be used as a timer calendar.

The above procedure is used only at power on. If the system power supply is turned on or off (the battery backup power supply is used when system power supply is off), follow the specifications for the low voltage data retention waveform. The frequency of this crystal oscillator circuit can be checked by oscilloscope or frequency counter by connecting a pull-up resistor at the 1 Hz pin.

2. Initialization of registers after power on

All HD64610 registers should be initialized after power on since the HD64610 has no pins for register reset. The following items should be noted before initializing.

a) Undefined IRQ pin

A carry or alarm interrupts may occur since the HD64610 registers are undefined after power on. A CPU must not accept the interrupt until all registers have been initialized by system software.

b) Undefined calendar clock operation

Bit 3 (TEST) of the CRB register is undefined after power on. Write 0 to the bit before utilizing timer functions since the HD64610 is in test mode (non-normal operation) when bit 3 is set to 1.

c) Undefined counter START/STOP

Bit 0 (S·START/STOP) of the CRB register is undefined after power on. Since counter start or stop is controlled by logical OR of bit 0 and the external pin H·START/STOP, set a value accordingly.

3. Timer setting procedure

Figure 2 shows a timer setting procedure.

- a) A procedure to set timers when stopped. This method is useful when all the calendar clocks are switched. It is easy to program timer settings with this method.
- b) A procedure to set timers during operation. This method is useful when only parts of the calendar clock function need to be switched (e.g. only seconds or hours are switched). In this case, the HD64610 shows the writing status with the carry flag.

If a carry occurs during a write operation, write data is automatically updated, resulting in different specified data and write data. Accordingly, when a carry flag is set to 1, rewriting must be performed. An interrupt can also be used to check the carry flag status.




Figure 2 Timer Setting Procedure

Note: Carry of a second, minute, hour, day of week, month and year occurs during 125 µsec on every second. Therefore, if a carry is detected during a write operation, a correct write operation can be performed after a wait of at least 125 µsec. Note that the write should be completed before the next carry occurs.

HD64610

4. Timer reading procedure

The timer reading procedure is shown in Figure 3. The timer cannot be read correctly if a carry occurs during timer reading and must

be re-read. Figure a) shows a procedure which does not use an interrupt, and b) shows a procedure which uses an interrupt (IRQ pin). In general, a) is used because it is simple.




Figure 3 Timer Reading Procedure

- Notes: 1. Carry of a second, minute, hour, day of week, month, and year occurs during 125 μsec on every second. Therefore, if a carry is detected during a read operation, a correct read operation can be performed after a wait of at least 125 μsec. Note that the read should be completed before the next carry occurs.
 - 2. A carry occurs about every 8 msec and is performed during 125 µsec in the 64-Hz counter.

5. Alarm function

The alarm setting procedure is shown below.

An alarm is generated by setting the 64-Hz, second, minute, day of week, or date alarm register, or a combination of these registers.

To activate the alarm registers, set bit 7 (ENB) to 1, and to deactivate the registers, set bit 7 to 0.

If the timer and alarm time match, bit 0 (AF bit) of control register A is set to 1. The alarm can be detected by reading this bit, but in general, an interrupt is used for alarm detection. For instance, if an alarm interrupt is enabled by writing a $\frac{1}{10}$ bit 3 (AIE bit) of control register A, the $\frac{1}{10}$ pin is asserted low when the alarm is activated.

Accordingly, the alarm can be detected only by checking the \overline{IRQ} pin.

Note that the alarm flag is automatically set to 1, even if it is cleared to 0 when the alarm is activated.




Figure 4 Alarm Function

6. Timer application

The HD64610 provides a counter START/STOP function. With this function, a timer can be used for long period measurement. Using the START/STOP function as a timer is shown below.

With this procedure, enabling the timer function requires that the year and month counters be specified since the usual calendar clock function is used. For example, if a timer is used without specifying the month counter, the 28th to 31st of the previous month cannot be identified.

The relation between the H-START/STOP pin and S-START/STOP bit is describe below.

The figure below shows the circuit diagram of the START/STOP operation.

The STOP signal is generated when H·START/STOP pin is low and the S·START/STOP bit is cleared. The STOP signal is latched by an 8-kHz clock to stop counting. To start counting, assert the H·START/STOP pin high or set the S·START/STOP bit to 1.




Figure 5 Timer Application




Figure 6 START/STOP Operation

HD64610

Crystal Oscillator Circuit

The crystal oscillator circuit is shown in figure 7. Appropriate components should be selected according to the user application. Typical crystal oscillator circuit constants are shown below.

Table 2 Crystal Oscillator Circuit Constant (Recommended value)

f _{osc}	C _{in}	C _{out}	CI Note
32.768 kHz	10 to 20 pF	10 to 20 pF	35 kΩ (max)

Note: CI = Crystal impedance value Drive level is 1 μW max





Figure 7 Crystal Oscillator Circuit Example

Notes:

- Variable capacitor for frequency adjustment shall be connected to either C_{in} or C_{out} according to oscillation adjustment range or stabilizing degree.
- 2. Internal resistance: R_f (typ) = 10 M Ω , RD (typ) = 400 k Ω
- 3. C_{in} and C_{out} include floating capacitance in wiring. Accordingly, careful consideration must be taken when using ground patterns around C_{in} and C_{out}.
- An oscillation start time of crystal oscillator is affected by the circuit constant, a stray capacitance, or the crystal resonator. Then, a detail investigation with the crystal vender is recommended.

(Example)



When a crystal resonator is connected between the OSC₁ and OSC₂ pins to generate a system clock, the system clock may not be generated correctly depending on actual a crystal resonator installation conditions. Accordingly, board design must observe the following. In addition, oscillator circuit stabilization on the board must be checked.

- To prevent induced noise on the crystal resonator and load capacitances, C_{in} and C_{out} must be connected as close to the LSI as possible. (Induced noise may prevent correct oscillation.)
- The crystal resonator, OSC₁ and OSC₂ must be separated from power lines other than GND and signal lines as much as possible as shown in figure 8.

- 3. Signal lines and power lines must not run parallel to or cross the crystal oscillator circuit. An isolation resistance between OSC_1 or OSC_2 and adjacent signal lines must be $10~M\Omega$ or more.
- 4. On a 32 kHz clock generator, more noise may be induced than other high frequency (ex. 4 MHz) due to high circuit impedance. Accordingly, noise occurrence and oscillation stabilization must be carefully checked.
- 5. On a laminated printed circuit, the crystal oscillator circuit may be shielded by a GND pattern to stabilize oscillation. In this case, careful consideration must be taken for large floating capacitance in oscillator circuit signal lines.
- An example of board design is shown in figure
 9.




Figure 8 Signal Layout to be Avoided




Figure 9 Board Design Example

HD64610

HD64610 Operation Notes

Reinforcement of Power Lines

The HD64610 is a high-speed CMOS. Accordingly, a large peak current flows into the HD64610 at signal transition. This peak current must be carefully processed to prevent power voltage dropping and ground voltage increasing. Normally, this peak current is processed by connecting bypass capacitor to the HD64610. Bypass capacitor connection notes are shown below.

Notes:

- A high frequency titanium, ceramic, or tantalum capacitor must be used as a bypass capacitor.
- The bypass capacitor must be connected as close to the HD64610 V_{CC} power supply pin as possible. This can significantly reduce inductance elements from a V_{CC} pin to ground pin through the bypass capacitor.
- 3. Power line diameter on the printed circuit board must be as large as possible.

Electrical Characteristics

Maximum Ratings

Symbol	Rating	Unit		
V _{CC}	-0.5 to +7.0	٧		
V _{in}	-0.5^{2} to $V_{CC} + 0.3$	V		
llol	5	mA		
ΣI _O	50	mA		
T _{opr}	Normal -20 to +75	°C		
	WTR ⁴ -40 to +85			
T _{stg}	-55 to +150	°C		
	V _{CC} V _{in} l _O Σl _O T _{opr}	$\begin{array}{cccc} V_{CC} & -0.5 \text{ to } +7.0 \\ V_{in} & -0.5 \ ^2 \text{ to } V_{CC} + 0.3 \\ I_{O} & 5 \\ \Sigma I_{O} & 50 \\ T_{opr} & Normal -20 \text{ to } +75 \\ & WTR \ ^4 -40 \text{ to } +85 \\ \end{array}$		

Notes: 1. This value is in reference to $V_{SS} = 0 \text{ V}$.

- 2. -3.0 V for 50 ns pulse width.
- 3. Stress greater than the above absolute maximum ratings may cause permanent damage to the HD64610. In addition, the following conditions must be observed to guarantee correct operation: $V_{SS} \leq V_{in}$, $V_{out} \leq V_{CC}$.
- 4. WTR: Wide temperature range version

HD64610

DC Characteristics (V_{SS} = 0 V, T_a = -20 to +75 °C (Normal) unless otherwise specified. T_a = -40 to +85 °C (WTR) unless otherwise specified.)

		V _{CC} = 5	V ± 10%	V _{CC} = 2 V		Test	
Parameter	Symbol	Min	Max	Min	Max	Condition	Unit
Operation frequency	f _{osc}	32.768	32.768	32.768	32.768		kHz
Input high voltage	V _{iH}	2.2	V _{CC}	V _{CC} - 0.2	V _{CC}		V
Input low voltage	V _{iL}	-0.3	0.8	-0.3	0.2		٧
Input leakage current	l _{iN}	_	±2	_	±2		μΑ
Three-state leakage current	I _{TSL}		±10		±10		μΑ
Output leakage current	I _{LOH}	_	±10		±10		μА
Output high voltage	V _{OH}	2.4			_	I _{OH} =	٧
(All outputs other than						–1 mA	
1 Hz, ĪRQ,							
and OSC ₂)							
Output low voltage	VOL		0.4	_	_	I _{OL} =	٧
						2.1 mA	
Power consumption	Icc	_	2.0		_	No-load,	mA
during bus accessing						minimum	
						cycle time	
Input capacity	C _{in}		12.5	_	_	V _{in} = 0 V	рF
						$T_a = 25$ °C	
						f = 1.0 MHz	
Output capacity	C _{out}		12.5			V _{in} = 0 V	ρF
						T _a = 25°C	
						f = 1.0 MHz	

HD64610

AC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (Normal) unless otherwise specified. $T_a = -40 \text{ to } +85^{\circ}\text{C}$ (WTR) unless otherwise specified.)

Bus timing: Testing conditions for bus timing characteristics (Read cycle and write cycle) are shown below.

1. Input pulse level: 0.8 V to 2.4 V

2. Input rise and fall time: 5 ns

3. Input and output reference level: 1.5 V

4. Output load: 1 TTL gate and C_L (100 pF) (including scope and jig capacitance)

Read Cycle Timing

Parameter	Symbol	Min	Max	Unit
Read cycle time	t _{RC}	85	<u> </u>	ns
Address access time	t _{AA}	_	85	ns
Chip select access time	t _{ACS}	_	85	ns
Output enable to output valid	toE	_	45	ns
Output hold from address change	t _{OH}	10	_	ns
Chip selection to output in low Z	[†] CLZ	10		ns
Output enable to output in low Z	t _{OLZ}	5		ns
Chip deselection to output in high Z	t _{CHZ}	0	35	ns
Output disable to output in high Z	t _{OHZ}	0	35	ns

Note: Bus cannot be accessed during battery backup mode.

HITACHI/ (MCU/MPU)

Write Cycle Timing

Parameter	Symbol	Min	Max	Unit
Write cycle time	twc	85		ns
Chip selection to end of write	tcw	75	_	ns
Address valid to end of write	t _{AW}	75		ns
Address setup time	t _{AS}	0	_	ns
Write pulse width	t _{WP}	60	_	ns
Write recovery time	t _{WR}	10	_	ns
Write to output in high Z	t _{WHZ}	0	35	ns
Data to write time overlap	t _{DW}	40		ns
Data hold from write time	t _{DH}	0		ns
Output disable to output in high Z	t _{OHZ}	0	35	ns
Output active from end of write	t _{OW}	5	_	ns

Note: Bus cannot be accessed during battery backup mode.

Oscillator Characteristics and Control Signal Timings

Parameter	Symbol	Min	Тур	Max	Unit
Crystal oscillator startup time (32 kHz)	tosc			3.0	s
IRQ release time	t _{IR}		_	2.0	μs
H·START/STOP control delay time	t _{HSD}	_		125	μs

Parameter	Symbol	Min	Тур	Max	Unit
Reset delay time	t _{RD}	_		125	μs
Reset time	t _{RST}	_	122	125	μs
ADJ delay time	t _{AD}		_	125	μs
ADJ time	t _{ADJ}	_	122	185	μs

Note: Reset and ADJ must not be set during their operation cycles. They must be set after their operation cycles have been completed. Reset and ADJ can be set simultaneously.

HD64610

Timing Charts

Bus Timings

Read Cycle Timing 1 (Note 1)




Figure 10 Read Cycle Timing 1

Read Cycle Timing 2 (Notes 1, 2, and 4)




Figure 11 Read Cycle Timing 2

HITACHI/ (MCU/MPU)

Read Cycle Timing 3 (Notes 1, 3, and 4)




Figure 12 Read Cycle Timing

Notes: 1. WE must be negated high for read cycle.

- 2. A device is continuously selected with $\overline{\text{CS}}$ = V_{IL} .
- 3. An address must be defined prior to or coincident with $\overline{\text{CS}}$ transition low.
- 4. $\overline{OE} = V_{IL}$
- 5. D_{OUT} changes if the contents of register change during read cycle.

HD64610

Write Cycle Timing 1 (OE clock)




Figure 13 Write Cycle Timing 1

Notes: 1. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and low \overline{WE} .

- 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- 3. During this period, I/O pins are in the output state. The input signals out of phase must not be applied.

HD64610 HITACHI/ (MCU/MPU)

Write Cycle Timing 2 (OE 5 clock is fixed at low)




Figure 14 Write Cycle Timing 2

- Notes: 1. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and low \overline{WE} .
 - 2. t_{WB} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 - 3. During this period, I/O pins are in the output state. The input signals out of phase must not be applied.
 - 4. If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the $\overline{\text{WE}}$ low transition, outputs remains in a high impedance state.
 - 5. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$)
 - 6. D_{OUT} is in the same phase of written data of this write cycle.
 - 7. D_{OUT} is the read data of next address.
 - 8. If $\overline{\text{CS}}$ is low during this period, I/O pins are in the output state. The input signals out of phase must not be applied to I/O pins.

Oscillator Timing




Figure 15 Oscillator Timing

Note: Crystal oscillator startup time (t_{OSC}) is defined for $T_a = -20^{\circ}\text{C}$ to $\pm 75^{\circ}\text{C}$ and $V_{CC} = 5 \text{ V} + 10\%$. Crystal oscillator startup time for $V_{CC} \le 4.5 \text{ V}$ is undefined. In addition, if the crystal oscillator is started up under the conditions which do not satisfy T_a ($T_a \ne -20^{\circ}\text{C}$ to 75°C), an overtone oscillation error may occur in the oscillator.




Figure 16 WE and IRQ Timing

HD64610 HJ

HITACHI/ (MCU/MPU)

Control Signal Timing




Figure 17 H·START/STOP Signal and Internal Counter Timing

— HITACHI/ (MCU/MPU) HD64610

Reset and ADJ Timings




Figure 18 Reset and ADJ Timing

T	T 1	$\overline{}$	6	А	\sim	4	\sim
_	_		_	/1	6		, 1
г				-	.,		.,

Battery Backup Electrical Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Data retention supply voltage	V _{DR}	<u>CS</u> ≥ V _{CC} - 0.2 V	2.0		4.5	٧
Supply current	ICCDR	V _{CC} = 2.0 V,		0.8	2.0	μА
		<u>CS</u> ≥ 1.8 V				
		H·START/STOP				
		≥ 1.8 V,				
		IRQ, 1 Hz = open				
Chip select data retention time	tcdr	Refer to the following figure.	0		_	ns
Operation recovery time	t _R	Refer to the following figure.	t _{RC}	_	_	ns

Note: t_{RC} = read cycle time

Battery Backup Timing




Figure 19 Battery Backup Timing

Note: $\overline{\text{CS}}$ controls address buffer, dat buffer, $\overline{\text{WE}}$ buffer, and $\overline{\text{OE}}$ buffer. During battery backup mode, address, data, $\overline{\text{WE}}$, and $\overline{\text{OE}}$ which can be placed in high impedance state.

HD64610

Test Loads




Figure 20 Load A (I/O₁ to I/O₈)




Figure 21 Load B (IRQ)




Figure 22 Load C (1 Hz)

HITACHI/ (MCU/MPU)

References




Figure 23 Supply Current vs. Supply Voltage




Figure 24 Supply Current vs. Ambient Temperature




Figure 25 Frequency vs. Supply Voltage




Figure 26 Frequency vs. Ambient Temperature

HITACHI/ (MCU/MPU)




Figure 27 Frequency vs. External Capacitance