



1Megx8 Static RAM CMOS, Module

FEATURES

- 1024Kx8 bit CMOS Static
- Random Access Memory
 - Access Times 70 thru 100ns
 - Data Retention Function (EDI8F81024LP)
 - TTL Compatible Inputs and Outputs
 - Fully Static, No Clocks
- High Density Packaging
 - 36 Pin SIP, No. 62
- Single +5V ($\pm 10\%$) Supply Operation

DESCRIPTION


The EDI8F81024C is a 8Mb CMOS Static RAM based on eight 128Kx8 Static RAMs mounted on a multi-layered epoxy laminate (FR4) substrate.

A version featuring Low Power with Data Retention (EDI8F81024LP) is also available.

The EDI8F81024C is offered in a double sided, 36 pin single-in-line Package (SIP). Surface mount SIP technology is a cost effective solution to very high packing density requirements.

All inputs and outputs are TTL compatible and operate from a single 5V supply. Fully asynchronous, the EDI8F81024C requires no clocks or refreshing for operation.


PIN CONFIGURATIONS AND BLOCK DIAGRAM



PIN OUT

PIN NAMES

A0-A19	Address Inputs
\bar{E}	Chip Enable
\bar{W}	Write Enable
\bar{G}	Output Enable
DQ0-DQ7	Common Data Input/Output
VCC	Power (+5V $\pm 10\%$)
VSS	Ground
NC	No Connection





ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VSS	-0.5V to 7.0V
Operating Temperature TA (Ambient)	0°C to +70°C
Commercial	0°C to +70°C
Industrial	-40°C to +85°C
Storage Temperature	
Plastic	-55°C to +125°C
Power Dissipation	1 Watt
Output Current	20 mA

*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Parameter	Sym	Min	Typ	Max	Units
Supply Voltage	VCC	4.5	5.0	5.5	V
Supply Voltage	VSS	0	0	0	V
Input High Voltage	VIH	2.2	--	6.0	V
Input Low Voltage	VIL	-0.3	--	0.8	V

AC TEST CONDITIONS

Input Pulse Levels	VSS to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
Output Load	1TTL, CL = 100pF

(note: For TEHQZ, TGHQZ and TWLQZ, CL = 5pF)

DC ELECTRICAL CHARACTERISTICS

Parameter	Sym	Conditions	Min	Typ*	Max	Units
Operating Power Supply Current	ICC1	$\bar{W}, \bar{E} = VIL, I/O = 0mA,$ Min Cycle	--	80	130	mA
Standby (TTL) Power Supply Current	ICC2	$\bar{E} \geq VIH, VIN \leq VIL$ $VIN \geq VIH$	--	40	90	mA
Full Standby Power Supply Current (CMOS)	ICC3	$\bar{E} \geq VCC-0.2V$ $VIN \geq VCC-0.2V$ or $VIN \leq 0.2V$				
Input Leakage Current	ILI	$VIN = 0V$ to VCC	--	--	± 10	μA
Output Leakage Current	ILO	$V I/O = 0V$ to VCC	--	--	± 10	μA
Output High Voltage	VOH	$I/OH = -1.0mA$	2.4	--	--	V
Output Low Voltage	VOL	$I/O L = 2.1mA$	--	--	0.4	V

*Typical: TA = 25°C, VCC = 5.0V

CAPACITANCE

(f=1.0MHz, VIN=VCC or VSS)

TRUTH TABLE

\bar{G}	\bar{E}	\bar{W}	Mode	Output	Power
X	H	X	Standby	High Z	ICC2, ICC3
H	L	H	Output Deselect	High Z	ICC1
L	L	H	Read	DOUT	ICC1
X	L	L	Write	DIN	ICC1

Parameter	Sym	Max	Unit
Input Capacitance (Except DQ Pins)	CI	58	pF
Capacitance (DQ Pins)	CD/Q	43	pF
Input (E) Control Lines	CC	10	pF
Input (W) Line (G)	CW	60	pF



These parameters are sampled, not 100% tested.



AC CHARACTERISTICS READ CYCLE

Parameter	Symbol		70ns		85ns		100ns		Units
	JEDEC	Alt	Min	Max	Min	Max	Min	Max	
Read Cycle Time	TAVAV	TRC	70		85		100		ns
Address Access Time	TAVQV	TAA	70		85		100		ns
Chip Enable Access Time	TELQV	TACS	70		85		100		ns
Chip Enable to Output in Low Z (1)	TELQX	TCLZ	5		5		5		ns
Chip Disable to Output in High Z (1)	TEHQZ	TCHZ	30		35		40		ns
Output Hold from Address Change	TAVQX	TOH	3		3		3		ns
Output Enable to Output Valid	TGLQV	TOE	40		45		50		ns
Output Enable to Output in Low Z (1)	TGLQX	TOLZ	0		0		0		ns
Output Disable to Output in High Z(1)	TGHQZ	TOHZ	30		35		40		ns

Note: Parameter guaranteed, but not tested.







AC CHARACTERISTICS WRITE CYCLE

Parameter	Symbol		70ns		85ns		100ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	
Write Cycle Time	TAVAV	TWC	70		85		100		ns
Chip Enable to End of Write	TELWH	TCW	65		70		80		ns
	TELEH	TCW	65		70		80		ns
Address Setup Time	TAVWL	TAS	0		0		0		ns
	TAVEL	TAS	0		0		0		ns
Address Valid to End of Write	TAVWH	TAW	65		70		80		ns
	TAVEH	TAW	65		70		80		ns
Write Pulse Width	TWLWH	TWP	65		70		80		ns
	TWLEH	TWP	65		70		80		ns
Write Recovery Time	TWHAX	TWR	0		0		0		ns
	TEHAX	TWR	0		0		0		ns
Data Hold Time	TWHDX	TDH	0		0		0		ns
	TEHDX	TDH	0		0		0		ns
Write to Output in High Z (1)	TWLQZ	TWHZ	0	30	0	35	0	40	ns
Data to Write Time	TDVWH	TDW	30		35		40		ns
	TDVEH	TDW	30		35		40		ns
Output Active from End of Write (1)	TWHQX	TWLZ	5		5		5		ns

Note 1: Parameter guaranteed, but not tested.






Characteristic	Sym	Test Conditions	VDD	Min	Typ	Max		Unit
						70°C	85°C	
Data Retention Voltage	VDD	VDD = 0.2V		2	-	-	-	V
Data Retention Quiescent Current	ICCDR	$\bar{E} \geq VDD - 0.2V$	2V	-	25	300	400	μA
		$VIN \geq VDD - 0.2V$	3V	-	50	450	550	μA
Chip Disable to Data Retention Time (1)	TCDR	or $VIN \leq 0.2V$		0	-	-	-	ns
Operation Recovery Time (1)	TR			TAVAV*	-	-	-	ns

Note 1: Parameter guaranteed, but not tested.

* Read Cycle Time






ORDERING INFORMATION

Standard Power	Low Power with Data Retention	Speed (ns)	Package No.
EDI8F81024C70BSC	EDI8F81024LP70BSC	70	62
EDI8F81024C85BSC	EDI8F81024LP85BSC	85	62
EDI8F81024C100BSC	EDI8F81024LP100BSC	100	62

Note: To order an Industrial grade product substitute the letter C in the Suffix with the letter I, eg. EDI8F81024C70BSC becomes EDI8F81024C70BSI.

PACKAGE DESCRIPTION

PACKAGE NO. 62: 36 PIN SINGLE-IN-LINE PACKAGE



ALL DIMENSIONS ARE IN INCHES