

T-51-10-12

12-Bit,10MSPS A/D Converter


AD9005

#### **FEATURES**

Complete 12-Bit A/D Converter Includes Track and Hold, Reference and Timing Bipolar Analog Input (±1.024V)
Up to 10MSPS Sampling Rate
Low Power Dissipation: 3.1W
Low Harmonic Distortion

APPLICATIONS
Radar
Digital Oscilloscopes
Electro-Optics
Medical Scanners
Communication/Signal Intelligence

#### AD9005 FUNCTIONAL BLOCK DIAGRAM



#### GENERAL DESCRIPTION

The AD9005 is a complete 12-bit A/D converter featuring on-board track-and-hold amplifier, voltage reference and timing circuitry. Featuring sampling rates from dc to 10MSPS, the AD9005 uses a subranging converter architecture to achieve high speed and high resolution. Dynamic performance includes a SNR of 64dB and harmonic distortion of -72dBc with a 4.3MHz analog input.

Critical to this performance is the use of advanced bipolar integrated circuits, custom designed for the AD9005 and manufactured by Analog Devices. The AD9005 is TTL compatible with offset binary outputs. It is available in a 46-pin hermetic metal DIP in two temperature ranges: 0 to +70°C commercial range and -55°C to +125°C military range (case temperature).

#### ORDERING INFORMATION

Device	Temperature Range	Package Options*
AD9005KM AD9005TM		 M-46 M-46

<sup>\*</sup>See Section 14 for package outline information.

# **SPECIFICATIONS**

\_\_\_\_T-51-10-12

$\begin{array}{llllllllllllllllllllllllllllllllllll$	Operating Temperature Range (Case)       .0 to +70         AD9005KM       .0 to +70         AD9005TM       -55°C to +125         Storage Temperature Range       -65°C to +150         Junction Temperature²       +165         Lead Soldering Temperature (10sec)       +300
Digital Input Voltage	Lead Soldering Temperature (Tosec)

# **ELECTRICAL CHARACTERISTICS** $(+v_{cc}=+15v, -v_{ee}=-15v, +v_{s}=+5v, -v_{s}=-5.2v, \text{ unless otherwise stated})$

		Test		AD9005E	ζM		AD90051	M	
Parameter	Temp	Level	Min	Тур	Max	Min	Тур	Max	Units
RESOLUTION	Full	I	12			12			Bits
LSB Weight	Full	v		0.5			0.5		mV
STATIC ACCURACY									
Differential Nonlinearity	+25℃	I	-0.75	±0.5	+0.75	-0.75	±0.5	+0.75	LSB
•	Full	VI	-1.0		+1.0	-1.0		+1.25	LSB
Integral Nonlinearity	+25℃	I		$\pm 1.0$	±2.25		±1.0	±2.25	LSB
	Full	VI			±2.5			±2.75	LSB
No Missing Codes	Full	VI		GUARANT		G	UARANT		
Gain Error	+25°C	I		±0.5	±1.0		±0.5	±1.0	% FS
	Full	VI			±2.0			$\pm 2.0$	% FS
Offset Error	+25°C	I		±4	±15		±4	±15	mV
	Full	VI			±30			±40	mV
ANALOG INPUT									
Input Voltage Range	Full	V		$\pm 1.024$			$\pm 1.024$		V p-r
Input Resistance	Full	VI	950	1000	1050	950	1000	1050	Ω
Input Capacitance	+25℃	V		5			5		pF
Large Signal Input Bandwidth <sup>3</sup>	Full	V		38			38		MHz
DYNAMIC CHARACTERISTICS5									
Maximum Conversion Rate	Full	I	10			10			MSPS
Output Data Delay <sup>6,9</sup> (t <sub>PD</sub> )	+25°C	V		90			90		ns
Aperture Delay	+25°C	V		5			5		ns
Aperture Uncertainty	+25°C	IV	ļ	10	20		10	20	ps rm
Transient Response (to $\pm 1LSB$ ) <sup>7</sup>	+25°C	IV			120			120	ns
Overvoltage Recovery Time <sup>8</sup>	+25°C	IV			250			250	ns
(to $\pm 1LSB$ )									ļ
In-Band Harmonics 10,4									
$F_{IN} = 540kHz$	+25°C	IV	-70	-75		-69	<b>-75</b>		dBc
$F_{IN} = 2.3MHz$	+25°C	I	-68	-72		-67	-72		dBc
	Full	VI	-67			-66			dBc
$F_{IN} = 4.3MHz$	+25°C	I	-66	-72		-66	-72		dBc
	Full	VI	-65			-63			dBc
Signal to Noise Ratio <sup>11,4</sup>		l							,5
$F_{IN} = 540 \text{kHz}$	+25°C	IV	65	67		64	67		dB
$F_{IN} = 2.3MHz$	+25°C	I.	63	65		63	65		dB dB
	Full	VI	63			60	64		dB
$F_{IN} = 4.3MHz$	+25°C	I	62	64		62	04		an
The Tarabase Discosion 12	Full	VI	61			60			
Two-Tone Intermodulation Distortion <sup>12</sup>	+25°C	v		-74		1	-74		dBc
$F_{IN} = 2.2MHz + 2.3MHz$	1 723 0	<u> </u>	1	- / <del>T</del>		L			

AD9005

· · · · · · · · · · · · · · · · · · ·		777		AD90051			AD9005	ТМ	
Parameter	Тетр	Test Level	Min	Тур	Max	Min	Тур	Max	Units
ENCODE INPUT <sup>14</sup>									
Logic "1" Voltage	Full	IV	2.0			2.0			V
Logic "0" Voltage	Full	IV			0.8			8.0	V
Logic "1" Current	Full	IV			150			150	μA
Logic "0" Current	Full	IV			150			150	μA
Input Capacitance	+25°C	v		5			5		pF
Encode Pulse Width (High)	+25°C	IV	25			25			ns
DIGITAL OUTPUTS									
Logic "1" Voltage (2mA Source)	Full	IV	2.4			2.4			V
Logic "0" Voltage (4mA Sink)	Full	IV			0.4			0.4	V
Logic Coding	Full	IV		Offset Bir	nary		Offset Bi	nary	
POWER SUPPLY									l
Supply Voltage +V <sub>CC</sub>	Full	VI	+14.25	+15.0	+15.75	+14.25		+15.75	V _
Supply Current +V <sub>CC</sub>	Full	VI		33	40		23	25	mA
Supply Voltage -V <sub>EE</sub>	Full	VI	-14.25	-15.0	-15.75	-14.25	-15.0	-15.75	V
Supply Current -VEE	Fuli	VI		55	70		45	55	mA
Supply Voltage +V <sub>S</sub>	Full	VI	4.75	5.0	5.25	4.75	5.0	5.25	V
Supply Current Analog +V <sub>S</sub>	Full	VI		124	140		124	140	mA
Supply Current Digital +V <sub>S</sub>	Full	VI		55	110		55	110	mA
Supply Voltage -V <sub>S</sub>	Full	VI	-4.95	-5.2	-5.45	4.95	-5.2	-5.45	V
Supply Current Analog -V <sub>S</sub>	Full	VI		160	185		160	185	mA
Supply Current Digital -V <sub>S</sub>	Full	VI		73	115		73	115	mA
Nominal Power Dissipation	Full	VI		3.1	4.1		3.1	4.1	W
PSRR <sup>13, 15</sup>	+25°C	I		0.01	0.02		0.01	0.02	%/%

#### NOTES

Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied. Exposure to absolute rating conditions for extended periods of time may affect device reliability.

2 Maximum junction temperature should not be allowed to exceed 165°C. Hybrid thermal model:

\*Maximum junction temperature should not be allowed to the function = t<sub>AMBIENT</sub>+P<sub>DISSIPATION</sub>×(θ<sub>CA</sub>+θ<sub>JC</sub>)
= t<sub>CASE</sub>+P<sub>DISSIPATION</sub>×(θ<sub>JC</sub>)
46 Pin metal DIP: θ<sub>CA</sub> = 14°C/W in still air;
θ<sub>CA</sub> = 6°C/W with 500LFPM air flow θ<sub>JC</sub> = 6°C/W

3Determined by 3dB reduction in reconstructed output.

Input at IdB below full scale.

Measured at 10MHz encode rate.
Measured from ENCODE in to data out for LSB only.

\*Recovers to 12-bit accuracy in specified time following 200% full-scale input; 12-bit accuracy in specified time following 200% full-scale input voltage.

<sup>9</sup>Excludes pipeline delay of two clock cycles (see timing diagram).

<sup>10</sup>Worst case spurious in-band signal relative to input level.

<sup>11</sup>RMS signal to RMS noise, including harmonics.

12 Worst case spurious in-band signal relative to level of input tones, which are both -7dB below full scale.

"Sensitivity of full scale gain error with respect to power supply variation within supply Min/Max limits.

"ENCODE signal rise and fall times should be less than 5ns for normal operation. Transition from "0" to "1" initiates conversion.

<sup>15</sup>PSRR is tested over given voltage range.

### EXPLANATION OF TEST LEVELS

100% production tested. Test Level I

100% production tested at +25°C, and sample tested at specified temperatures. Sample tested only. Test Level II

Test Level III

Parameter is guaranteed by design and characterization testing. Test Level IV

Test Level V Parameter is a typical value only.

All devices are 100% production tested at +25°C. 100% production tested at temperature extremes for Test Level VI


military temperature devices. Guaranteed, not tested, for commercial temperature range.

	Input Voltage	
Min	Nominal	Max
-5.45	-5.2	-4.95
+5.25	+5.0	+4.75
-15.75	-15.0	-14.25
+14.25	+15.0	+15.75
-1.024		+1.024
	-5.45 +5.25 -15.75 +14.25	-5.45 -5.2 +5.25 +5.0 -15.75 -15.0 +14.25 +15.0

# 16E D - 0816800 0018716 1 -

#### AD9005 PIN DESIGNATIONS

T-51-10-12



NC = NO CONNECT DNC = DO NOT CONNECT

#### PIN DESCRIPTIONS


in	Name	Desc	riptio	ο									
	GROUND	Circu	it gro	und.	All gro	unds	hould	be con	песте	d toge	ther n	ear the	AD90
	NC	Not	interna	ally co	nnecte	d.							
	ANALOG +V <sub>s</sub>	Posit	ive an	alog si	apply 1	pin. N	lomina	lly +5	V dc.				
	T/H OUT	Outp	ut of	intern	al traci	k-and-	hold a	mplific	er. Coi	nect 1	o Pin	5 for	normal
	A/D IN	Inpu	t to in	ternal	A/D e	ncode	r. Con	nect to	Pin 4	for n	ormal	opera	tion.
,	ANALOG -Vs	Nega	tive a	nalog :	supply	pin.	Nomin	ally -	5.2V d	ic.			
, 8	DNC	Do n	ot con	nect.	Intern	al test	point.						
Ī	D <sub>II</sub> (MSB)	Most	signif	icant	bit of	digital	outpu	t data.					
0-19	$D_1 \cdot D_{10}$	Digit	al data	a outp	uts.								
0	$D_0$ (LSB)	Leas	t signi	ficant	bit of	digita	outpu	it data					
	• •					ΟU	<b>TPUT</b>	COD	ING				
	ANALOG												
	INPUT	Dii	$D_{10}$	D <sub>9</sub>	$D_8$	$D_7$	D <sub>6</sub>	D <sub>5</sub>	D₄	D,	$D_2$	$D_1$	D <sub>o</sub>
	≥+1.024V	1	1	1	1	1	1	1	i	1	1	1	1
	≤-1.024V	0	0	0	0	0	0	0	0	0	0	0	0
1	DIGITAL +V.	Posi	ive di	gital s	upply	pin. N	lomina	div +5	V dc.				
21 22. 23	DIGITAL +V <sub>s</sub> GROUND				upply :					d toge	ther n	ear th	e AD90
2, 23	GROUND	Circ	uit gro	und.	All gro	unds	should	be co	nnecte			ear th	e AD90
22, 23 24	GROUND ENCODE	Circu	uit gro vert co	und. A	All gro id. TT	unds L con	should apatibl	be co le, risi	nnecte ng edg	e trigg	ered.		
22, 23 24 25, 26	GROUND ENCODE GROUND	Circu Conv Circu	uit gro vert co uit gro	und. A mman und. A	All gro id. TT All gro	unds L con unds	should npatibl should	be co le, risii be co	nnecte ng edg	e trigg	ered.		e AD90
22, 23 24 25, 26 27-29	GROUND ENCODE GROUND DNC	Circo Conv Circo Do r	uit gro vert co uit gro not cor	und. A mman und. A nnect.	All gro id. TT	unds L con unds al test	should npatibl should point	be co le, risii be co	nnecte ng edg nnecte	e trigg	ered.		
22, 23 24 25, 26 27-29	GROUND ENCODE GROUND DNC ANALOG +V <sub>s</sub>	Circu Conv Circu Do r Posit	uit gro vert co uit gro not con tive an	und. a mman und. a nnect. alog s	All gro d. TT All gro Intern upply	unds L con unds al test pin. N	should apatibl should point Iomina	be colle, rising be colled by colled be colled by colled be colled by colled	nnecte ng edg nnecte SV dc.	e trigg d toge	ered.		
22, 23 24 25, 26 27-29 30	GROUND ENCODE GROUND DNC	Circo Conv Circo Do r Posio	uit gro vert co uit gro not con tive an ative d	und. A mman und. A nnect. alog s ligital	All gro d. TT All gro Intern upply supply	unds L con unds al test pin. N	should npatibl should point tomina Nomir	be co. le, risin be co . ly +5 ally -	nnecte ng edg nnecte SV dc. 5.2V c	e trigg d toge	ered. ther n	ear th	e AD90
22, 23 24 25, 26 27-29 30 31	GROUND ENCODE GROUND DNC ANALOG +V <sub>s</sub> DIGITAL -V <sub>s</sub> GROUND	Circo Conv Circo Do r Posid Nega Circo	uit gro vert co uit gro not cor tive an ative d uit gro	und. a mman und. a nnect. alog s ligital	Ail gro id. TT Ail gro Intern upply supply All gro	unds 'L con ounds al test pin. N pin.	should npatibl should point lomina Nomir should	be co. le, risin be co le, risin le,	nnecte ng edg nnecte SV dc. 5.2V c nnecte	e trigg d toge ic. d toge	ered. ther n	ear th	
22, 23 24 25, 26 27-29 30 31 32	GROUND ENCODE GROUND DNC ANALOG +V <sub>S</sub> DIGITAL -V <sub>S</sub> GROUND -V <sub>EE</sub>	Circu Conv Circu Do r Posit Nega Circu Nega	uit gro vert co uit gro tot con tive an ative d uit gro ative a	und. A mman und. A nnect. alog s ligital und. A nalog	All groad. TT All gro Intern upply supply All gro supply	unds 'L con ounds al test pin. N pin. ounds	should npatibl should point lomina Nomir should Nomir	be co. le, risin be co lily +5 lally - lally - lally -	nnecte ng edg nnecte SV de. 5.2V d nnecte 15V d	e trigg d toge lc. d toge c.	ered. ther n	ear th	e AD90
22, 23 24 25, 26 27-29 30 31 32 33 34, 35	GROUND ENCODE GROUND DNC ANALOG +V <sub>S</sub> DIGITAL -V <sub>S</sub> GROUND -V <sub>EE</sub> GROUND	Circu Conv Circu Do r Posit Nega Circu Nega Circu	uit gro vert co uit gro not con tive an ative d uit gro ative a uit gro	ound. Amman ound. Annect. alog s ligital ound. nalog	All gro ad. TT All gro Intern upply supply All gro supply All gro supply	ounds L con ounds hal test pin. N pin. ounds pin. ounds	should npatibl should point lomina Nomir should Nomir should	be co. be co. ally +5 ally - be co. ally - be co. ally -	nnecte ng edg nnecte SV de. 5.2V d nnecte 15V d	e trigg d toge lc. d toge c.	ered. ther n	ear th	e AD90
22, 23 24 25, 26 27-29 30 31 32 33 34, 35	GROUND ENCODE GROUND DNC ANALOG +V <sub>S</sub> DIGITAL -V <sub>S</sub> GROUND -V <sub>EE</sub> GROUND DNC	Circu Conv Circu Do r Posit Nega Circu Nega Circu Do r	uit gro vert co uit gro not con tive an ative d uit gro ative a uit gro not con	nund. Annect. alog s ligital nund. A nund. alog s ligital nund. annect.	All groad. TT All gro Intern upply supply All gro supply All gro Intern Intern	ounds L con ounds al test pin. N pin. ounds pin. ounds pin. ounds	should npatibl should point lomina Nomir should Nomir should	be colle, rising be colled by the	nnecte ng edg nnecte SV dc. 5.2V d nnecte 15V d nnecte	e trigg d toge dc. d toge c. d toge	ered. ther n ther n	ear the	e AD90 e AD90 e AD90
22, 23 24 25, 26 27-29 30 31 32 33 34, 35 36 37, 38	GROUND ENCODE GROUND DNC ANALOG +V <sub>S</sub> DIGITAL -V <sub>S</sub> GROUND -V <sub>EE</sub> GROUND DNC GROUND	Circu Conv Circu Do r Posid Nega Circu Nega Circu Do r Circu	uit gro vert co uit gro not con tive an ative d uit gro ative a uit gro not con uit gro uit gro uit gro uit gro uit gro	nund. Amman nund. Annect. alog s ligital bund. Annect. nund. Annect.	All gro Id. TT All gro Intern upply supply All gro supply All gro Intern All gro	ounds L con ounds al test pin. N pin. ounds pin. ounds pin. ounds al test ounds	should should should point lomina Nomir should Nomir should c point	be co le, risin be co lally +5 lally - le be co lally - le be co le be co le be co	nnecte ng edg nnecte SV dc. 5.2V d nnecte 15V d nnecte	e trigg d toge dc. d toge c. d toge	ered. ther n ther n	ear the	e AD90
22, 23 44 25, 26 27-29 30 31 32 33 34, 35 36 37, 38	GROUND ENCODE GROUND DNC ANALOG +V <sub>S</sub> DIGITAL -V <sub>S</sub> GROUND -V <sub>EE</sub> GROUND DNC GROUND DNC GROUND DNC	Circu Conv Circu Do r Posit Nega Circu Nega Circu Do r Circu	uit gro vert co uit gro not con tive an ative d uit gro ative a uit gro not con uit gro not con uit gro not con not con	nund. Amman nund. Annect. alog s ligital nund. Annect. nund. Annect.	All groad. TT All gro Intern upply supply All gro supply All gro Intern	ounds L con ounds al test pin. N pin. ounds pin. ounds ounds ounds al test ounds al test	should should should point lomina Nomir should Nomir should c point	be co le, risin be co lally +5 lally - le be co lally - le be co le be co le be co	nnecte ng edg nnecte SV dc. 5.2V d nnecte 15V d nnecte	e trigg d toge dc. d toge c. d toge	ered. ther n ther n	ear the	e AD90 e AD90 e AD90
22, 23 4 4 15, 26 17-29 10 11 12 13 13 14, 35 16 17, 38 19, 40	GROUND ENCODE GROUND DNC ANALOG +V <sub>S</sub> DIGITAL -V <sub>S</sub> GROUND -V <sub>EE</sub> GROUND DNC GROUND DNC NC	Circu Conv Circu Do r Posit Nega Circu Nega Circu Do r Circu Do r	uit gro vert co vert co vert co vert co vot cor vive an ative d vit gro ative a vit gro vot cor vit gro vit gr	nund. Amman nund. Annect. alog s ligital nund. Annect. nund. Annect. nund. Annect.	All groud. TT All grountern upply supply All grouply All groupli Intern All grountern All grountern	ounds L con ounds al test pin. N pin. ounds pin. ounds al test ounds al test ed.	should npatible should point lomine Nomine Should Nomir should point should point	be co. be co. ally +5 ally - be co ally - be co. be co.	nnecte ng edg nnecte 5V dc. 5.2V c nnecte 15V d nnecte	e trigged toged de toged toged toged de toged	ered. ther n ther n	ear the	e AD90 e AD90 e AD90
22, 23 24 25, 26 27-29 30 31 32 33 34, 35 36 37, 38 39, 40	GROUND ENCODE GROUND DNC ANALOG +V <sub>S</sub> DIGITAL -V <sub>S</sub> GROUND -V <sub>EE</sub> GROUND DNC GROUND DNC GROUND DNC NC ANALOG -V <sub>S</sub>	Circu Conv Circu Do r Posit Nega Circu Do r Circu Do r Not Nega	uit gro vert co uit gro not cor tive an ative d uit gro ative a uit gro not cor uit gro not cor intern ative a	nund. Annect. salog sigital sound. Annect. sound. Annect. ally conalog only	All groud. TT All grountern upply supply All grouply All grouply All grouply All grouply All grouply All grouply and intern onnectes supply	unds L con ounds al test pin. N pin. ounds pin. ounds al test ounds al test ounds al test ounds	should npatibl should point lomina Nomin should Nomir should point point point	be co. be co. ally +5 ally -5 be co. be co. be co. be co.	nnecte ng edg nnecte 5V dc. 5.2V c nnecte 15V d nnecte	e trigg d toge dc. d toge c. d toge d toge dd.	ered. ther n ther n	ear the	e AD90 e AD90 e AD90
22, 23 24 25, 26 27-29 30 31 32 33 34, 35 36 37, 38 39, 40 41 42	GROUND ENCODE GROUND DNC ANALOG +Vs DIGITAL -Vs GROUND -Vee GROUND DNC GROUND DNC NC NC ANALOG -Vs -Vee	Circu Conv Circu Do r Posit Nega Circu Do r Circu Do r Not Nega Nega Nega	uit grovert count ground to contive an ative a uit ground to contive a uit ground to contive a uit ground to contive a ative a ative a	aund. Amman nund.	All groad. TT All gro Intern upply supply All gro supply All gro Intern All gro Intern supply supply	ounds L con ounds al test ounds ounds ounds ounds ounds al test ounds al test ounds al test ounds ounds ounds	should npatible should point lomina Nomir should point should point should point should	be co. le, rising be co. le be co.	nnecte ng edg nnecte SV dc. 5.2V c nnecte 15V d nnecte nnecte	e trigg d toge dc. d toge d toge d toge dc. c.	ered. ther n ther n	ear the	e AD90 e AD90 e AD90
22, 23 24 25, 26 27-29 30 31 32 33 34, 35 36 37, 38 39, 40	GROUND ENCODE GROUND DNC ANALOG +V <sub>S</sub> DIGITAL -V <sub>S</sub> GROUND -V <sub>EE</sub> GROUND DNC GROUND DNC GROUND DNC NC ANALOG -V <sub>S</sub>	Circu Conv Circu Do r Posit Nega Circu Do r Circu Do r Nega Nega Nega Posit	uit grovert count ground to an ative an ative a uit ground to condition to condition ative a ative a ative an ative an ative an ative an ative and to an ative and ative and ative and an ative and ative and an ative and ative an ative and ative ative and ative and ative ative ative and ative	aund. Amman nund.	All groud. TT All grountern upply supply All grouply All grouply All grouply All grouply All grouply All grouply and intern onnectes supply	ounds L con ounds hal test pin. N pin. ounds pin. ounds hal test o	should npatible should point lomina Nomir should point should point point Nomir Nomir	be co. le, rising be co. le l	nnecte ng edg nnecte SV dc. 5.2V c nnecte 15V d nnecte nnecte	e trigg d toge dc. d toge d toge d toge dc. c.	ered. ther n ther n	ear the	e AD90 e AD90 e AD90

ENCODE


AD9005

#### TIMING DIAGRAM


T-51-10-12



#### **EQUIVALENT INPUT/OUTPUT CIRCUITS**



#### **BURN-IN CIRCUIT**



ANALOG-TO-DIGITAL CONVERTERS 3-463

#### APPLICATIONS INFORMATION

The AD9005 is a complete analog-to-digital converter. The AD9005 uses a subranging A/D architecture enhanced by hybrid technology. This includes an on-board track-and-hold amplifier, on-board references, timing circuitry and output latches.

...

The analog input of the AD9005 is fed directly into the internal track-and-hold amplifier, thus eliminating the need for external signal conditioning in many applications. This amplifier provides low input capacitance, and a bipolar (±1.024V) input range. Normally reverse-biased Schottky diodes on the input provide overrange protection. If the amplitude, bandwidth or dc voltage level of the analog input signal calls for external signal conditioning, it is advisable to use an amplifier with low harmonic distortion and low noise characteristics. Selection of such an amplifier is difficult because the performance of the AD9005 will likely exceed that of most commercially available amplifiers. A good choice would be the AD9610, a wideband, low noise, current feedback operational amplifier. It is important to remember that band limiting the analog input signal can avoid aliasing during the A/D conversion process.

Timing in the AD9005 is critical, and careful measures must be taken to support 12-bit accuracy. One simple way to enhance the performance of the AD9005 is to synchronize the system clock to a crystal oscillator. This will minimize any clock jitter, a must for maintaining the spectral purity of analog signals near

Nyquist limits. Because the conversion cycle begins with the rising edge of the encode signal, a fast, clean rising edge will also help to reduce any clock jitter.


7-51-/0-/2

When the ENCODE signal of the AD9005 goes HIGH, the internal track-and-hold enters the hold state; after 65ns, it returns to track mode. In applications in which the AD9005 is clocked slowly or intermittently (i.e., in burst mode), the encode signal should be returned to a logic LOW state during the idle periods.

The ENCODE signal pulse width should also be adjusted so that it is in the HIGH (hold) state for a minimum of 25ns. This ensures that the T/H enters the hold mode before the A/D conversion takes place.

The AD9005 has many appealing characteristics for 12-bit A/D converter applications. Its dynamic performance is state-of-the-art in hybrid technology. Typical applications include radar, missile guidance, digital oscilloscopes, waveform analyzers, medical instrumentation, electro-optics, communications and ESM.

#### TYPICAL AD9005 APPLICATION



.:

## AD9005

### Layout Information

The accuracy of a 12-bit converter, especially one with the dynamic performance level of the AD9005, requires that designers pay careful attention to printed circuit board layouts. Analog signal paths should be impedance matched, with termination/load resistors at or near package connections. Analog signal paths should also be isolated from digital signal paths. Otherwise digital signals can be capacitively coupled into the analog section of the circuit, degrading the overall performance of the A/D converter.

Digital switching noise on power supplies can also degrade converter performance. Because of this noise (inherent with TTL logic), the digital power supplies of the AD9005 should be separated from the analog power supplies. In addition, each power supply should be capacitively decoupled to ground. To accomplish this, a single large value capacitor with a high resonant frequency (a 10µF tantalum capacitor for example) should be used on each of the AD9005's power supplies, at or near the package. In addition, a lower value capacitor with good high frequency characteristics (a 0.1µF ceramic chip capacitor is recommended) should be connected to each power supply pin connection.

For applications in which only single +5V and/or -5.2V supplies are available, a ferrite bead, placed in series between the

analog and digital power pins, can be used to isolate the digital noise from the analog circuits.


T-51-10-12-

Noise on the circuit ground is often the limiting factor in A/D converter performance. Perhaps the most critical concerns of circuit layout are the ground connections. To reduce ground noise, a two-sided printed circuit board is recommended, the component side being reserved (as much as possible) for a single, low impedance ground plane. The other side should be used for all (possible) power and signal connections. Each of the ground connections of the AD9005 should be connected to the ground plane, and most of the area under the AD9005 should be part of this ground plane. The metal case of the AD9005 is connected to ground.

Operation of the AD9005 requires that Pin 4, the output of the internal track-and-hold, be connected to Pin 5, the input to the AD9005's A/D converter circuitry. A suggested layout, showing this connection, is shown below.

A final suggestion regarding circuit layout concerns the use of sockets. Ideally, parts should be soldered into boards in final designs. If sockets must be used, individual pin sockets are recommended to avoid lead inductance and capacitive coupling between adjacent pins. Pin sockets are available from Amp, part #6-330808-0.


#### SUGGESTED LAYOUT



GND PLANE SIDE (As Viewed from Top)

SOLDER SIDE (As Viewed from Top)

COMPONENT MOUNTING
(As Viewed from Top)



Contact factory about evaluation board availability.

#### AD9005 DYNAMIC PERFORMANCE (@ +25°C)

