




256Kx8 SRAM MODULE

FIG. 1


PIN CONFIGURATION TOP VIEW



PIN DESCRIPTION

A0-17	Address Inputs
I/O0-7	Data Input/Output
\overline{CS}	Chip Select
\overline{OE}	Output Enable
\overline{WE}	Write Enable
Vcc	+5.0V Power
Vss	Ground

BLOCK DIAGRAM



FEATURES

- Access Times 25 to 45nS
- Standard Microcircuit Drawing, 5962-93157
- MIL-STD-883 Compliant Devices Available
- Rad Tolerant Devices Available
- JEDEC Standard 32 pin, Hermetic Ceramic DIP (Package 302)
- Military Temperature Range (-55°C to +125°C)
- Organized as 256K x 8
- 5 Volt Power Supply
- Low Power CMOS
- TTL Compatible Inputs and Outputs
- Battery Back-Up Operation



ABSOLUTE MAXIMUM RATINGS

Table with 5 columns: Parameter, Symbol, Min, Max, Unit. Rows include Operating Temperature, Storage Temperature, Signal Voltage Relative to GND, Junction Temperature, and Supply Voltage.

TRUTH TABLE

Table with 6 columns: CS, OE, WE, Mode, Data I/O, Power. Rows show combinations of control signals and resulting data bus states.

RECOMMENDED OPERATING CONDITIONS

Table with 5 columns: Parameter, Symbol, Min, Max, Unit. Rows include Supply Voltage, Input High Voltage, Input Low Voltage, and Operating Temp. (Mil.).

CAPACITANCE (@ TA = +25°C)

Table with 5 columns: Parameter, Symbol, Condition, Max, Unit. Rows include Input capacitance and Output capacitance.

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Table with 8 columns: Parameter, Sym, Conditions, -25 Min, -25 Max, -35 Min, -35 Max, -45 Min, -45 Max, Units. Rows include Input Leakage Current, Output Leakage Current, Operating Supply Current, Standby Current, Output Low Voltage, and Output High Voltage.


NOTE: DC test conditions: VIH = VCC - 0.3V, VIL = 0.3V

DATA RETENTION CHARACTERISTICS

(TA = -55°C to +125°C)

Table with 10 columns: Parameter, Symbol, Conditions, -25 Min, -25 Typ, -25 Max, -35 Min, -35 Typ, -35 Max, -45 Min, -45 Typ, -45 Max, Units. Rows include Data Retention Supply Voltage and Data Retention Current.

FIG. 2 AC TEST CIRCUIT



AC TEST CONDITIONS

Table with 3 columns: Parameter, Typ, Unit. Rows include Input Pulse Levels, Input Rise and Fall, Input and Output Reference Level, and Output Timing Reference Level.

NOTES:

Vz is programmable from -2V to +7V. IOL & IOH programmable from 0 to 16mA. Tester Impedance Zo = 75 Ω. Vz is typically the midpoint of VOH and VOL. IOL & IOH are adjusted to simulate a typical resistive load circuit. ATE tester includes jig capacitance.

4 SRAM MODULES



AC CHARACTERISTICS

(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Parameter Read Cycle	Symbol	-25		-35		-45		Units
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	25		35		45		nS
Address Access Time	t _{AA}		25		35		45	nS
Output Hold from Address Change	t _{OH}	5		5		5		nS
Chip Select Access Time	t _{ACS}		25		35		45	nS
Output Enable to Output Valid	t _{OE}		20		25		35	nS
Chip Select to Output in Low Z	t _{CLZ¹}	5		5		5		nS
Output Enable to Output in Low Z	t _{OLZ¹}	5		5		5		nS
Chip Disable to Output in High Z	t _{CHZ¹}		15		20		30	nS
Output Disable to Output in High Z	t _{OHZ¹}		15		20		25	nS

1. This parameter is guaranteed by design but not tested.

AC CHARACTERISTICS


(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Parameter Write Cycle	Symbol	-25		-35		-45		Units
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{WC}	25		35		45		nS
Chip Select to End of Write	t _{CW}	20		25		30		nS
Address Valid to End of Write	t _{AW}	20		25		30		nS
Data Valid to End of Write	t _{DW}	15		20		25		nS
Write Pulse Width	t _{WP}	20		25		30		nS
Address Setup Time	t _{AS}	0		0		0		nS
Address Hold Time	t _{AH}	0		0		0		nS
Output Active from End of Write	t _{OW¹}	5		5		5		nS
Write Enable to Output in High Z	t _{WHZ¹}	0	15	0	20	0	25	nS
Data Hold Time	t _{DH}	0		0		0		nS

1. This parameter is guaranteed by design but not tested.




FIG. 3
TIMING WAVEFORM - READ CYCLE



4


SRAM MODULES

FIG. 4
WRITE CYCLE - \overline{WE} CONTROLLED



WRITE CYCLE 1, \overline{WE} CONTROLLED ($\overline{OE} = V_{IH}$)

FIG. 5
WRITE CYCLE - \overline{CS} CONTROLLED




WRITE CYCLE 2, \overline{CS} CONTROLLED ($\overline{OE} = V_{IH}$)



ORDERING INFORMATION

W S - 256K 8 - XXX C X X



4

SRAM MODULES

Device Type	Speed	Package	SMD Number
256K x 8 SRAM	45nS	32 pin DIP	5962-93157 06HXX
256K x 8 SRAM	35nS	32 pin DIP	5962-93157 07HXX
256K x 8 SRAM	25nS	32 pin DIP	5962-93157 08HXX