



DESCRIPTION:

The DP5Z128X32XP/XHP is a 4 megabit 5 Volt only CMOS Flash EEPROM (Electrically In-System Programmable and Erasable ROM memory) module. The module is built with four 128K x 8 FLASH memory devices. The DP5Z128X32XP/XHP can be user configurable as 512K x 8, 256K x 16 or 128K x 32 bits.



The DP5Z128X32XP/XHP is ideal for use in systems that require In-System periodic code updates, or for use as a high speed nonvolatile storage medium.

FEATURES

- User Definable Configuration:
512K x 8, 256K x 16 or 128K x 32
- Fast Read Access Times: 70, 90, 120, 150ns
- Low Power: 120mA Maximum Active (32 bit Mode)
400µA Maximum Standby (CMOS)
- 10,000 Erase/Program Cycles Minimum
- 5 Volt Only In-System Programming
- TTL-Compatible Inputs and Outputs
- Packages Available:
68- "J" Leaded Plastic Surface Mount Module
68- Gull - Leaded Plastic Surface Mount Module



PIN NAMES	
A0 - A16	Address Inputs
I/O0 - I/O31	Data Input/Output
CE0 - CE3	Low Chip Enables
WE	Write Enable
OE	Output Enable
VDD	Power (+ 5V)
VSS	Ground
N.C.	No Connect



DEVICE OPERATION

DATA BUS WIDTH:

The DPZ128X32XP/XHP is configured with separate $\overline{CE}$ s and data I/O's to allow the module to be used in an 8 bit, 16 bit or 32 bit environment. When either the software data protect or the chip erase feature is used, the specific data shown in the algorithms must be written to each device that the operation is being performed on. An example would be if the module is used in a 32 bit system, the data called out in the third data load for the software data protect algorithm is A0H. The data of A0A0A0A0H should be written to the DPZ128X32XP/XHP.

READ:

The DPZ128X32XP/XHP is accessed like a Static Ram. When $\overline{CE}$ and $\overline{OE}$ are low and $\overline{WE}$ is high, the data stored at the memory location determined by address pins is asserted on the outputs. The outputs are put in the high impedance state whenever $\overline{CE}$ or $\overline{OE}$ is high. This dual line control gives designers flexibility in preventing bus contention.

BYTE LOAD:

A byte is loaded into the device by applying a low pulse to $\overline{WE}$ or $\overline{CE}$ with $\overline{CE}$ or $\overline{WE}$ low (respectively) and $\overline{OE}$ high. On the falling edge of $\overline{CE}$ or $\overline{WE}$, whichever occurs last, the address is latched. On the rising edge of $\overline{CE}$ or $\overline{WE}$, whichever occurs first, the data is latched. This operation is used to load data into the 128 byte page for programming or to load software codes for data protection or 5 volt chip erase.

PROGRAM:

This DPZ128X32XP/XHP is programmed in a page mode only. A7 to A16 are used to specify the page address and they must be valid during each high to low transition of $\overline{WE}$ or $\overline{CE}$. A0 to A6 are used to specify the address of the byte within the 128 byte page. The data can be loaded into the page in any order. All of the bytes within the page must be written, otherwise any unwritten bytes will be erased to read FFH. The locations to be reprogrammed need not be erased prior to programming as with other FLASH technologies. Each new byte to be loaded must have its high to low transition of $\overline{WE}$ or $\overline{CE}$ within 150 μ s of the preceding bytes high to low transition. If a high to low transition is not detected within 150 μ s of the last high to low transition, the internal programming period will begin.

DATA POLLING:

The DPZ128X32XP/XHP features DATA Polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on the MSB (most significant bit, I/O7, I/O15, I/O23 and I/O31) of the device or devices being programmed at that time. When the programming cycle is complete, the data will be true on all outputs and the next programming cycle can begin. Data Polling can begin at any time during the programming period.

TOGGLE BIT:

The DPZ128X32XP/XHP has an additional method for determining if the program period or erase cycle is completed. During a program or erase operation, successive attempts to read data from the device will result in I/O6, I/O14, I/O22 or I/O30 (depending on the device or devices the operation is being performed on) toggling between one and zero. Once the program or erase period has completed, the I/O pin will stop toggling and valid data can be read. Examining the toggle bit can begin at any time during the program or erase period.

HARDWARE DATA PROTECTION:

The devices used on the DPZ128X32XP/XHP incorporate several hardware features for data protection. If V_{DD} falls below 3.8V (typ.), the program function is inhibited. During power up, programming will be inhibited 5ms (typ.) after V_{DD} has reached the V_{DD} sense level. Another hardware feature is a noise filter on $\overline{CE}$ or $\overline{WE}$. Any pulse less than 15ns (typ.) will not initiate a program cycle. Finally, programming is inhibited by holding any one of: $\overline{OE}$ low, $\overline{CE}$ high or $\overline{WE}$ high.

SOFTWARE DATA PROTECTION:

The DPZ128X32XP/XHP features software data protection that can be enabled and disabled by the end user. The software protection is enabled by writing a series of three commands to specific addresses with specific data using the page program timing specifications. Once the software protection is enabled, the same three commands must precede a program cycle. The software protection will remain active until the disable command algorithm is issued. Power transitions will not reset the software protection. The data will be protected against inadvertent programming during power transitions. The DPZ128X23VT/VTP is shipped with the software data protection disabled.

5 VOLT CHIP ERASE:

Each device on the DPZ128X32XP/XHP can be erased at one time by using a six byte software code. The erase code consists of six byte load commands to specific address locations with specific data patterns. After the command is entered, every location in the device being erased will be set to a high state (FFH).

RECOMMENDED OPERATING RANGE ¹					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input HIGH Voltage	2.0			V
V _{IL}	Input LOW Voltage			0.8	V

ABSOLUTE MAXIMUM RATINGS ³			
Symbol	Parameter	Value	Unit
T _{STG}	Storage Temperature	-65 to +150	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
V _{DD}	Supply Voltage ¹	-0.6 to 6.25	V
V _{I/O}	Input/Output Voltage ¹	-0.6 to V _{DD} +0.6	V
V _{OE}	OE Input Voltage ¹	-0.6 to 13.5	V

AC TEST CONDITIONS	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	5ns*
Input and Output Timing Reference Levels	1.5V

* Transition between 0.8 and 2.2V.

OUTPUT LOAD		
Load	C _L	Parameters Measured
1	100pF	except t _{DF}
2	30pF	t _{DF}


TRUTH TABLE				
Mode	$\overline{CE}$	$\overline{OE}$	WE	I/O Rn
Standby	H	X	X	HIGH-Z
Read	L	L	H	D _{OUT}
Write	L	H	L	D _{IN}
Write Inhibit	X	L	X	HIGH-Z
Write Inhibit	X	X	H	HIGH-Z
5.0V Chip Erase	L	H	L	-
Output Disable	X	H	X	HIGH-Z

L = LOW H = HIGH X = Don't Care

CAPACITANCE ⁴ : T _A = +25°C, F = 1.0MHz				
Symbol	Parameter	Max.	Condition	Unit
C _{ADR}	Address Input	35	V _{IN} = 0V	pF
C _{CE}	Chip Enable	15		
C _{WE}	Write Enable	35		
C _{OE}	Output Enable	35		
C _{I/O}	Data Input/Output	20		


FIGURE 1: Output Load

** Including Probe and Jg Capacitance.



DC CHARACTERISTICS: Over Operating Ranges									
Symbol	Characteristics	Test Conditions	X32		X16		X8		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
I _{CC}	Operating Supply Current	$\overline{CE} = \overline{OE} = V_{IL}$, all I/O = 0mA, F = 5MHz		200		105		60	mA
I _{SB1}	V _{DD} Current Standby (TTL)	$\overline{CE} = V_{IH}$		12		12		12	mA
I _{SB2}	V _{DD} Current Standby (CMOS)	$\overline{CE} = V_{DD} - 0.3V_{dc}$		1.2		1.2		1.2	mA
I _{IL}	Input Leakage Current	V _{IN} = V _{DD} max.	-40	40	-40	+40	-40	+40	μA
I _{IH}	Output Leakage Current	V _{OUT} = V _{DD} max.	-10	+10	-20	+20	-40	+40	μA
V _{IL}	Input Voltage Low			0.8		0.8		0.8	V
V _{IH}	Input Voltage High		2.0		2.0		2.0		V
V _{OL}	Output Voltage Low			0.45		0.45		0.45	V
V _{OH}	Output Voltage High		2.4		2.4		2.4		V




AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE Over operating ranges											
No.	Symbol	Parameter	70ns		90ns		120ns		150ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t_{ACC}	Address to Output Valid		70		90		120		150	ns
2	t_{CE}	Chip Enable to Output Valid		70		90		120		150	ns
3	t_{OE}	Output Enable to Output Valid	0	35	0	40	0	50	0	70	ns
4	t_{DF}	Output Enable to Output Enable to Float ⁴	0	25	0	55	0	55	0		ns
5	t_{OH}	Output Hold from Chip Enable, Output Enable or Address, Whichever Occurs First	0		0		0		0		ns




AC BYTE LOAD CHARACTERISTICS					
No.	Symbol	Parameter	Min.	Max.	Unit
6	t_{AC}	Address Setup Time	0		ns
7	t_{OES}	Output Enable Setup Time	0		ns
8	t_{AH}	Address Hold Time	50		ns
9	t_{CS}	Chip Select Setup Time	0		ns
10	t_{CH}	Chip Select Hold Time	0		ns
11	t_{WP}	Write Pulse Width (Write Enable or Chip Enable)	90		ns
12	t_{DS}	Data Setup Time	35		ns
13	t_{DH}	Data Hold Time	0		ns
14	t_{OEH}	Output Enable Hold Time	0		ns
15	t_{WPH}	Write Page Width High	100		ns

NOTES


- All voltages are with respect to V_{SS} .
- 1.0V min. for pulse width less than 20ns (V_{IL} min. = -0.3V at DC level).
- Stresses greater than those under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- This parameter is guaranteed and not 100% tested.
- A7 through A16 specify the page address during each high to low transition of WE (or CE) after the software code has been entered.
- OE must be high when WE and CE are both low.
- All bytes that are not loaded within the page being programmed will be erased to FF.
- toggling either OE or CE or both OE and CE will operate toggle bit.
- Beginning and ending state of I/O6 will vary.
- Any Address location may be used but the address should not vary.



PROGRAM CYCLE CHARACTERISTICS					
No.	Symbol	Parameter	Min.	Max.	Unit
16	t_{WC}	Write Cycle Time		10	ms
17	t_{AS}	Address Setup Time	0		ns
18	t_{AH}	Address Hold Time	50		ns
19	t_{DS}	Data Setup Time	35		ns
20	t_{DH}	Data Hold Time	0		ns
21	t_{WP}	Write Pulse Width	90		ns
22	t_{BLC}	Byte Load Cycle Time		150	μ s
23	t_{WPH}	Write Pulse Width Time	100		ns




SOFTWARE DATA PROTECT ENABLE ALGORITHM				
Step	Mode	Address (A0 - A14)	Data (I/O0 - I/O7)	Comments
1	Write	5555 Hex	AA Hex	Dummy Write.
2	Write	2AAA Hex	55 Hex	Dummy Write.
3	Write	5555 Hex	A0 Hex	Writes Enabled Data Protect state will be activated at end of program cycle.
4	Write	Address	Data	128 bytes of data are entered. Enter Data Protect stated.



SOFTWARE DATA PROTECT DISABLE ALGORITHM				
Step	Mode	Address (A0 - A14)	Data (I/O0 - I/O7)	Comment
1	Write	5555 Hex	AA Hex	Dummy Write.
2	Write	2AAA Hex	55 Hex	Dummy Write.
3	Write	5555 Hex	80 Hex	Dummy Write.
4	Write	5555 Hex	AA Hex	Dummy Write.
5	Write	2AAA Hex	55 Hex	Dummy Write.
6	Write	5555 Hex	20 Hex	Exit Data Protect state. Data Protect state will be deactivated at end of program period.
7	Write	Address	Data	128 bytes of data are entered.

CHIP ERASE CYCLE CHARACTERISTICS					
No.	Symbol	Parameter	Min.	Max.	Unit
24	t_{WC}	Write Cycle Time		20	ms
25	t_{AS}	Address Setup Time	0		ns
26	t_{AH}	Address Hold Time	50		ns
27	t_{DS}	Data Setup Time	35		ns
28	t_{DH}	Data Hold Time	0		ns
29	t_{WP}	Write Pulse Width	90		ns
30	t_{BLC}	Byte Load Cycle Time		150	μ s
31	t_{WPH}	Write Pulse Width High	100		ns

SOFTWARE CHIP ERASE ALGORITHM				
Step	Mode	Address (A0 - A14)	Data (I/O0 - I/O7)	Comment
1	Write	5555 Hex	AA Hex	Dummy Write.
2	Write	2AAA Hex	55 Hex	Dummy Write.
3	Write	5555 Hex	80 Hex	Dummy Write.
4	Write	5555 Hex	AA Hex	Dummy Write.
5	Write	2AAA Hex	55 Hex	Dummy Write.
6	Write	5555Hex	10 Hex	DATA Polling may be used to determine the end of the erase cycle by checking any address for data equal to FF. After loading the six byte code, no byte loads are allowed until the completion of the erase cycle. The erase cycle will time itself to completion within t_{WC} .



DATA POLLING CHARACTERISTICS ⁴					
No.	Symbol	Parameter	Min.	Max.	Unit
32	t_{DH}	Data Hold Time	10		ns
33	t_{OBH}	Output Enable Hold Time	10		ns
34	t_{OE}	Output Enable to Output Delay *			ns
35	t_{WR}	Write Recovery Time	0		ns

* See t_{OE} spec in AC Read Characteristic.

DATA POLLING WAVEFORMS⁶

The diagram illustrates the timing relationships for data polling. It includes the following signals and timing parameters:

- WE (Write Enable):** A pulse that initiates the data transfer. The output delay time t_{OEH} is measured from the rising edge of WE to the start of the high-impedance state.
- CE (Chip Enable):** A periodic signal that enables the device.
- OE (Output Enable):** A periodic signal that enables the output. The output delay time t_{OE} is measured from the rising edge of OE to the start of the high-impedance state.
- I/O7, I/O15, I/O23, I/O31:** The data bus signals. The delay time t_{DH} is measured from the rising edge of WE to the start of the high-impedance state.
- A7 - A16:** The address bus signals. The delay time t_{WR} is measured from the rising edge of WE to the start of the high-impedance state.

TOGGLEBIT CHARACTERISTICS ⁴					
No.	Symbol	Parameter	Min.	Max.	Unit
36	t _{DH}	Data Hold Time	10		ns
37	t _{OBH}	Output Enable Hold Time	10		ns
38	t _{OE}	Output Enable to Output Delay*			ns
39	t _{OBHP}	Output Enable High Pulse	150		ns
40	t _{WR}	Write Recovery Time	0		ns

TOGGLE BIT WAVEFORMS^{8, 9, 10}


The diagram illustrates the timing relationships for the Toggle Bit Waveforms. It shows four signals over time:

- WE (Write Enable):** A single pulse that initiates the write operation.
- OE (Output Enable):** A periodic signal that controls the output drivers. Its high pulse width is labeled $t_{OE H}$.
- I/O Signals:** The data bus signals for I/O6, I/O14, I/O22, and I/O30. During the high pulse of OE, these signals are in a HIGH-Z (high impedance) state. The data is valid during the low pulse of OE. The output delay time from the start of the OE low pulse to the data becoming valid is labeled t_{OE} . The data hold time after the OE low pulse ends is labeled t_{DH} .
- t_{WR} (Write Recovery Time):** The time interval between the end of the OE low pulse and the next WE pulse.


ORDERING INFORMATION

DP	5Z	128	X	32	Xn	P	-nn	C	
PREFIX	TYPE	MEMORY DEPTH	DESIG	MEMORY WIDTH	DESIG	PACKAGE	SPEED	GRADE	
								C	COMMERCIAL
								CI	COMMERCIAL PROCESSED— INDUSTRIAL TEMPERATURE
								70	70ns
								90	90ns
								12	120ns
								15	150ns
									68-PIN PLASTIC SURFACE MOUNT MODULE
								X	J-LEADED
								XH	GULL-LEADED
									MEMORY MODULE WITHOUT SUPPORT LOGIC
									5 VOLT CMOS FLASH EEPROM

"J" LEADED MECHANICAL DIAGRAM



GULL-LEADED MECHANICAL DIAGRAM



Dense-Pac Microsystems, Inc.

7321 Lincoln Way, Garden Grove, California 92841-1431

(714) 898-0007 u (800) 642-4477 u FAX: (714) 897-1772 u <http://www.dense-pac.com>