Am27C1024

1 Megabit (65,536 x 16-Bit) CMOS EPROM



DISTINCTIVE CHARACTERISTICS

- Fast access time
 - -- 70 ns
- Low power consumption
 - 100 μA typical CMOS standby current
- **■** JEDEC-approved pinouts
 - 40-Pin DIP/PDIP
 - 44-Pin LCC/PLCC
- Single +5 V power supply
- ±10% power supply tolerance standard on most speeds

- 100% Flashrite[™] programming
 - Typical programming time of 8 seconds
- Latch-up protected to 100 mA from -1 V to Vcc + 1 V
- High noise immunity
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions
- DESC SMD No. 5962-86805

GENERAL DESCRIPTION


The Am27C1024 is a 1 Mbit ultraviolet erasable programmable read-only memory. It is organized as 64K words by 16 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP and PLCC packages.

Typically, any byte can be accessed in less than 55 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C1024 offers separate Output Enable (OE) and Chip Enable (CE)

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 100 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C1024 supports AMD's Flash-rite programming algorithm (100 μ s pulses) resulting in a typical programming time of 8 seconds.




Publication# 06780 Rev. H Amendment/0 Issue Date: June 1994

PRODUCT SELECTOR GUIDE

Family Part No.			Am27	C1024								
Ordering Part No: Vcc ± 5%						-255						
Vcc ± 10%	-70	-90	-120	-150	-200	-250						
Max Access Time (ns)	70	90	120	150	200	250						
CE (E) Access Time (ns)	70	90	120	150	200	250						
OE (G) Access Time (ns)	40	45	50	65	75	100						

CONNECTIONS DIAGRAMS

Top View



Notes:

- 2. Don't use (DU) for PLCC.


PIN DESIGNATIONS

A0-A15 Address Inputs CE (E) Chip Enable

DQ0-DQ15 =Data Inputs/Outputs OE (G) Output Enable Input **PGM** Program Enable Input Vcc Vcc Supply Voltage V_{PP} Program Input Voltage

Vss Ground


LOGIC SYMBOL



ORDERING INFORMATION

EPROM Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations					
AM27C1024-70	DC, DCB, DI, DIB,				
AM27C1024-90	LC, LCB, LI, LIB				
AM27C1024-120	DC, DCB, DI,				
AM27C1024-150	DIB, DE, DEB,				
AM27C1024-200	LCB, LIB, LE,				
AM27C1024-255	LEB, LC, LI				

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



ORDERING INFORMATION

OTP Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations					
AM27C1024-70					
AM27C1024-90					
AM27C1024-120	PC, JC, PI, JI				
AM27C1024-150	FC, 3C, FI, 31				
AM27C1024-200					
AM27C1024-255					


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

Military APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



Valid Combinations				
AM27C1024-120				
AM27C1024-150				
AM27C1024-170	/BQA, /BUA			
AM27C1024-200	•			
AM27C1024-250				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION Erasing the Am27C1024

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C1024 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C1024. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 (Å)—with intensity of 12,000 $\mu\text{W/cm}^2$ for 15 to 20 minutes. The Am27C1024 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C1024 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sunlight will eventually erase the Am27C1024 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C1024

Upon delivery or after each erasure the Am27C1024 has all 1,048,576 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27C1024 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the V_{PP} pin and \overline{CE} and \overline{PGM} are at V_{IL}.

For programming, the data to be programmed is applied 16 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μ s programming pulses and by giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C1024. This part of the algorithm is done at V_{CC} = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at V_{CC} = V_{PP} = 5.25 V.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27C1024 in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs of the parallel Am27C1024 may be common. A TTL low-level program pulse applied to an

Am27C1024 $\overline{\text{CE}}$ input with V_{PP} = 12.75 V ± 0.25 V, and $\overline{\text{PGM}}$ Low will program that Am27C1024. A high-level $\overline{\text{CE}}$ input inhibits the other Am27C1024 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} and \overline{CE} at V_{IL} , \overline{PGM} at V_{IH} and V_{PP} between 12.75 V \pm 0.25 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C1024.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5 V open address the A9 of the Am27C1024. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and byte 1 (A0 = V_{IH}), the device code. For the Am27C1024, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C1024 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from CE to output (tce). Data is available at the outputs toe after the falling edge of OE, assuming that CE has been LOW and addresses have been stable for at least tacc—toe.

Standby Mode

The Am27C1024 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 $\mu A.$ It is placed in CMOS-standby when \overline{CE} is at $V_{CC} \pm 0.3$ V. The Am27C1024 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at $V_{IH}.$ When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

Mode	Pin	S CE	ŌĒ	PGM	A0	А9	Vpp	Outputs
Read		VIL	ViL	х	Х	Х	Vcc	Dout
Output Disable		Х	VIH	Х	Х	Х	Vcc	Hi-Z
Standby (TTL)		Vih	Х	Х	Х	х	Vcc	Hi-Z
Standby (CMO	S)	Vcc ± 0.3 V	Х	Х	Х	×	Vcc	Hi-Z
Program		ViL	Х	VIL	Х	х	Vpp	Din
Program Verify		ViL	VIL	VIH	Х	х	Vpp	Dout
Program Inhibit		ViH	Х	Х	×	х	Vpp	Hi-Z
Auto Select (Note 3)	Manufacturer Code	VIL	VIL	VIH	VIL	VH	Vcc	01H
	Device Code	VIL	VIL	Vін	Vін	Vн	Vcc	8CH

Notes:

- 1. $V_H = 12.0 V \pm 0.5 V$
- 2. X = Either VIH or VIL
- 3. $A1-A8 = A0-A15 = V_{IL}$
- 4. See DC Programming Characteristics for VPP voltage during programming.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature OTP Products
Ambient Temperature with Power Applied55°C to +125°C
Voltage with Respect to V_{SS} All pins except A9,VPP,VCC -0.6 V to V_{CC} + 0.5 V
A9 and V_{PP} $-0.6\ V$ to +13.5 V
Vcc

Notes:

- Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is V_{CC} + 0.5 V which may overshoot to V_{CC} + 2.0 V for periods up to 20 ns.
- For A9 and V_{PP} the minimum DC input is -0.5 V. During transitions, A9 and V_{PP} may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed 13.5 V for any period of time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices Case Temperature (T _C) 0°C to +70°C
Industrial (I) Devices Case Temperature (Tc)40°C to +85°C
Extended Commercial (E) Devices Case Temperature (Tc)55°C to +125°C
Military (M) Devices Case Temperature (T _C)55°C to +125°C
Supply Read Voltages
V _{CC} for Am27C1024-XX5 +4.75 V to +5.25 V
V _{CC} for Am27C1024-XX0 +4.50 V to +5.50 V
Vcc for Am27C1024-55 +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2, and 4) (for APL Products, Group A, Subgroups 1, 2, 3, 7, and 8 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit	
Vон	Output HIGH Voltage	Юн = −400 μА		2.4		V
Vol	Output LOW Voltage	IoL = 2.1 mA			0.45	٧
ViH	Input HIGH Voltage			2.0	Vcc + 0.5	V
VIL	Input LOW Voltage			-0.5	+0.8	V
lu	Input Load Current	VIN = 0 V to +VCC	C/I Devices		1.0	μА
			E/M Devices		5.0	μΑ
llo	Output Leakage Current	Vout = 0 V to +Vcc			5.0	μ A
lcc ₁	Vcc Active Current	CE = V _{IL} , f = 5 MHz	C/I Devices		50	m A
	(Note 3)	lout = 0 mA	E/M Devices		60	IIIA
lcc2	V _{CC} TTL Standby Current	CE = ViH			1.0	mA
lcc3	Vcc CMOS Standby Current	<u>CE</u> = Vcc ± 0.3 V			100	μА
lpp1	V _{PP} Current During Read	CE = OE = VIL, VPP = 1			100	

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.
- 2. Caution: The Am27C1024 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is $V_{CC} + 0.5$ V, which may overshoot to $V_{CC} + 2.0$ V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature $V_{CC} = 5.5$, f = 5 MHz

CAPACITANCE

Parameter		Test	CD	V040	CLV044		PD 040		PL 044		Γ
Symbol	Parameter Description	Conditions	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit
CIN	Input Capacitance	Vin = 0	9	12	8	12	7	12	8	10	ρF
Соит	Output Capacitance	Vout = 0	12	14	11	14	11	14	11	14	pF

Notes:

1. This parameter is only sampled and not 100% tested.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3, and 4) (for APL Products, Group A, Subgroups 9, 10, and 11 are tested unless otherwise noted)

	meter nbols						Am27	C1024			
JEDEC	Standard	Parameter Description	Test Conditions		-70	-90	-120	-150	-200	-255 -250	Unit
tavov	tacc	Address to	CE = OE = VIL	Min	_	_	_	_	-	-	ns
		Output Delay		Max	70	90	120	150	200	250	ns
tELQV	ELQV tCE Chip Enable to	OE = VIL	Min	-	_	_	_	_	_	ns	
		Output Delay		Max	70	90	120	150	200	250	ns
tGLQV		CE = VIL	Min	_	_	-	_	-	_	ns	
		Output Delay		Max	40	45	50	65	75	75	ns
t EHQZ	tor	Chip Enable HIGH or		Min	_	_	_	-		_	ns
tghaz	(Note 2)	Output Enable HIGH, whichever comes first, to Output Float		Max	30	40	50	50	50	50	ns
taxox	tон	Output Hold from		Min	0	0	0	0	0	0	ns
		Addresses, CE, or OE, whichever occurred first		Max	-	-	-	_		-	ns


Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C1024 must not be removed from (or inserted into) a socket or board when VPP or Vcc is applied.
- 4. Output Load: 1 TTL gate and $C_L = 100 pF$


Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V

Timing Measurement Reference Level: 0.8 V and 2 V inputs and outputs

SWITCHING TEST CIRCUIT



SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are < 20 ns.

KEY TO SWITCHING TEST WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care, Any Change Permitted	Changing State Unknown
\longrightarrow	Does Not Apply	Center Line is High Impedence "Off" State

KS000010

SWITCHING WAVEFORMS




Notes:

- 1. OE may be delayed up to tACC toE after the falling edge of the addresses without impact on tACC.
- 2. top is specified from \overline{OE} or \overline{CE} , whichever occurs first.

PHYSICAL DIMENSIONS* CDV040

40-Pin Ceramic Dual In Line Package with UV Lens (measured in inches)



*For reference only. BSC is an ANSI standard for Basic Space Centering.

Trademarks

Copyright © 1994 Advanced Micro Devices, Inc. All rights reserved.

AMD and the AMD logo are registered trademarks of Advanced Micro Devices, Inc.

Flashrite is a trademark of Advanced Micro Devices, Inc.


Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

DB11 6-23-94 ae


PHYSICAL DIMENSIONS*

CLV044


44-Pin Square Ceramic Leadless Chip Carrier with UV Lens (measured in inches)



625



SIDE VIEW




BOTTOM VIEW


.16-000038C-5 CLV044 DA48 6-23-94 ae

PD 040

40-Pin Plastic Dual In Line Package (measured in inches)



PL 044 44-Pin Square Plastic Leaded Chip Carrier (measured in inches)



Sales Offices

North America	ın	
ALABAMA		(205) 882-9122
	••••••	(602) 242-4400
CALIFORNIA,		(310) 645-1524
Newport Beach		(310) 643-1524
Sacramento(Rosevi	lle)	(916) 786-6700
San Diego	•••••	(619) 560-7030
San Jose		(408) 922-0500 (818) 878-9988
CANADA, Ontario,	•••••	(616) 676-9906
	· · · · · · · · · · · · · · · · · · ·	(613) 592-0060
		(416) 222-7800
COLORADO		(303) 741-2900
	•••••	(203) 264-7800
FLORIDA,		(813) 530-9971
		(407) 361-0050
Orlando (Longwood)) 	(407) 862-9292
GEORGIA		(404) 449-7920
	•••••	(208) 377-0393
ILLINOIS,		(700) 770 4400
Naperville	• • • • • • • • • • • • • • • • • • • •	(708) 773-4422 (708) 505-9517
MARYLAND		(301) 381-3790
MASSACHUSETTS		(617) 273-3970
	•••••	(612) 938-0001
NEW JERSEY, Cherry Hill		(609) 662-2900
Parsippany		(201) 299-0002
NEW YORK,		` ,
		(914) 279-8323
	• • • • • • • • • • • • • • • • • • • •	(716) 425-8050
NORTH CAROLINA		(704) 875- 3091
		(919) 878-8111
OHIO,		, ,
		(614) 891-6455
-		(513) 439-0268
DENNSVI VANIA	••••••	(503) 245-0080
TEXAS.	••••••	(213) 398-8008
Austin	•••••	(512) 346-7830
		(214) 934-9099
		(713) 376-8084
International _		· · · · · · · · · · · · · · · · · · ·
BELGIUM, Antwerpen.	TEL	(03) 248 43 00
EDANGE D. 1	FAX	(03) 248 46 42 (1) 49-75-10-10
FHANCE, Paris	TEL	(1) 49-75-10-10 (1) 49-75-10-13
GERMANY,	FAA	(1) 49-75-10-13
	TEL	(06172)-24061
	FAX	(06172)-23195
		(08172)-23193 (089) 45053-0 (089) 406490
HONG KONG	TEL	(852) 865-4525
Manchai	E A V	(0ED) OCE 40DE
ITALY, Milano	TEL	(02) 3390541
IADAN	⊦AX	(02) 38103458
JAPAN, Tokvo	TEL	(03) 3346-7550
	FAX	(03) 3342-5196
Osaka	TEL	(06) 243-3250
	FAX	(06) 243-3253
NOMEA, 58001	I E L F A Y	(82) 2-784-0030 (82) 2-784-8014

International (Continued)		
LATIN AMERICA.		
Ft. Lauderdale	TEL	(305) 484-8600
	FAX	(305) 485-9736
SINGAPORE	TEL	(305) 485-9736 (65) 3481188
	FAX	(65) 3480161
SWEDEN,		
Stockholm area	TEL	(08) 98 61 80
(Bromma)	FAX	(08) 98 09 06 (886) 2-7153536
TAIWAN, Taipel	I EL	(886) 2-7153536
UNITED KINGDOM.	FAX	(886) 2-7122183
Manchester area	TEI	(0925) 830380
(Warrington)	FAX	(0925) 830204
London area	TEL	(0925) 830204 (0483) 740440
(Woking)	FAX	(0483) 756196
, , ,		(, , , , , , , , , , , , , , , , , , ,
North American Representatives		
CANADA	•	
	AVETEK MARKET	TING (604) 430-3680
		NICS (613) 592-0060
Mississauga, Onta	rio –	
VITEL ELECTRON	ICS	(905) 564-9720
Lachine, Quebec - VI	TEL ELECTRON	CS (514) 636-5951
ILLINOIS		
Skokie – INDUSTR	IAL	
		(708) 967-8430
IOWA	•	
LORENZ SALES		(319) 377-4666
KANSAS		• •
Merriam – LOREN	Z SALES	(913) 469-1312
Wichita – LORENZ	SALES	(316) 721-0500
MEXICO		
Chula Vista – SON	IKA ELECTRONI	CA (619) 498-8340
Guadalajara – SOI	NIKA ELECTRON	ICA (523) 647-4250
Mexico City - SON	IIKA ELECTRONI	CA (523) 754-6480
Monterrey – SONII	KA ELECTRONIC	A (523) 358-9280
MICHIGAN		
Holland - COM-TE	K SALES, INC	(616) 335-8418
	EK SALES, INC	(313) 227-0007
MINNESOTA		
	Sales, Inc	(612) 941-9790
MISSOURI		
		(314) 997-4558
NEBRASKA		/400\ 475 4660
LORENZ SALES	••••••	(402) 475-4660
NEW MEXICO	T STATES	/EOE\ 000 4040
NEW YORK	11 STATES	(505) 883-4343
	VCOM INC	(315) 437-8343
Hauppauge – COM		(313) 437-8343
		(516) 273-5050
OHIO		(510) 275-3030
	USS BOOT & CO) (513) 433-6776
Westlake - DOLFL	ISS ROOT & CO	(216) 899-9370
PENNSYLVANIA		(210) 000 0010
	RK CO.,INC	(412) 242-9500
PUERTO RICO		, ,
COMP REP ASSO	C, INC	(809) 746-6550
UTAH		, ,
FRONT RANGE M	ARKETING	(801) 288-2500
WASHINGTON		
	ICAL SALES	(206) 821-7442
WISCONSIN		
Brookfield - INDUS		
REPRESENTATIVE	S,INC	(414) 574-9393

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.





Advanced Micro Devices, Inc. 901 Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088, USA
Tel: (408) 732-2400 • TWX: 910-339-9280 • TELEX: 34-6306 • TOLL FREE: (800) 538-8450
APPLICATIONS HOTLINE & LITERATURE ORDERING • TOLL FREE: (800) 222-9323 • (408) 749-5703

© 1994 Advanced Micro Devices, Inc. CP-8.8M-7/94-0 4/7/94 06780H Printed in USA