# 1Mx32 12V FLASH MODULE, SMD 5962-94613


#### **FEATURES**

- Access Times of 100, 150ns
- Packaging:
  - 66-pin, PGA Type, 1.385 inch square, Hermetic Ceramic HIP (Package 402)
  - 68 lead, 40mm Low Profile OQFP, 3.5mm (0.140"), (Package 502)
  - 68 lead, Hermetic CCFP (G2), 22mm (0.880 inch) square (Package 500). Designed to fit JEDEC 68 lead 0.990" CCFJ footprint (Fig. 3)
- Sector Architecture
  - 16 equal size sectors of 64KBytes per each 1024Kx8 chip
  - Two step sequence of erase ensures that memory contents are not accidently erased.
- 100,000 Frase/Program Oydes Minimum (0°Cto 70°C)


- Organized as 1Mx32, user configurable as 2Mx16 or 4Mx8.
- Commercial, Industrial and Military Temperature Panges
- 12 Volt Programming. 5V±10% Supply.
- Low Power CMOS, 3mA Standby Typical
- Automated Byte Write and Block Frase
  - Command User Interface
  - · Status Register
- Built in Decoupling Caps and Multiple Ground Fins for Low Noise Operation
- Microsoft Hash File System (FFS)
- Weight WF1M32-XG2X - 8 grams typical WF1M32-XH2X - 13 grams typical WF1M32-XG4TX - 20 grams typical


#### HG.1 PIN CONFIGURATION FOR WF1M32-XH2X, SMD 5962-94613 **TOP VIEW** PIN DESCRIPTION 12 23 I/Op-31 Data Inputs/Outputs OI/O8 ORP I/O24 () VCC () I/O31 () OI/O15 Ao-19 Address Inputs ()I/O9 ()CS2 ()I/O14 I/O25 \(\) \(\overline{CS}4\) \(\overline{I}/O30\) WE Write Enable CS1-4 Chip Selects OI/O10 OGND OI/O13 I/O26 \ NC \ I/O29 \ Œ Output Enable OA14 OI/O11 OI/O12 A7 () 1/O27 () 1/O28 () RP Reset/Powerdown OA16 OA10 OOE A12 A4 A1 ( Vcc Power Supply OA11 OA9 OA17 VPP A5 A2O VPP Program/Erase Supply GND Ground ○A15 ○WE A13 A6 A3() ()Ao NC Not Connected **BLOCK DIAGRAM** OA18 OVCC OI/O7 A8 NC 1/023 CS4 ○I/00 ○S1 ○I/06 I/O16 \(\) \(\overline{CS}\_3\) \(\) \(\) \(\overline{CS}\_2\) WE ○I/O1 ○A19 ○I/O5 1/017 GND 1/021 01/02 01/03 01/04 1/018 0 1/019 1/020 1M x 8 1M x 8 1M x 8 1M x 8 11 1/00-7 1/08-15 1/016-23 1/024-31












The White 68 lead G2 CQPFills the same fit and function as the JEDEC68 lead CQFJ or 68 PLOC. But the G2 has the TOE and lead inspection advantage of the CQP form.

### PIN DESCRIPTION

I/O <sub>0-31</sub>	Data Inputs/Outputs			
<b>A</b> 0-19	Address Inputs			
<u>W</u> ⊟-4	<b>W</b> rite Enables			
<del>CS</del> 1-4	Chip Selects			
Œ	Output Enable			
RP	Reset/Powerdown			
Vœ	Power Supply			
Vpp	Program/Erase Supply			
GND	Ground			



#### **ABSOLUTE MAXIMUM RATINGS**

Parameter		Unit
Voltage on Anny Pin with Respect to GND (except Vcc and VPP)	-2.0 to +7.0	٧
VPP Program Voltage with Respect to GND during Block Erase/Byte Write	-2.0 to +14.0	٧
Vcc Supply Voltage with Respect to GND	-2.0 to +7.0	٧
Output Short Circuit Current	100	mA

#### NOTES:

- Minimum DCvoltage is -0.5V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins is Vcc+0.5V which, during transitions, may overshoot to Vcc+2.0V for periods <20 ns.</li>
- 2. Maximum DC voltage on VPP may overshoot to +14.0V for periods <20 ns.
- Output shorted for no more than one second. No more than one output shorted at a time.

Stresses above those listed under "Absolute Maximum Patings" may cause permanent damage to the device. This is a Stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS


Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	4.5	5.5	٧
Input High Voltage	ViH	2.0	V∞ + 0.5	٧
Input Low Voltage	VIL	-0.5	+0.8	V
Operating Temp. (Mil.)	Ta	-55	+125	°C

#### **CAPACITANCE**

 $(TA = +25^{\circ}C)$ 

Parameter	Symbol	Conditions	Max	Unit
OE capacitance	COE	Vin = 0 V, $f = 1.0 MHz$	50	рF
WE₁-4 capacitance HIP (PGA)	Owe	Vin = 0 V, f = 1.0 MHz	50	рF
OOFP G4			50	
00FP G2			20	
CS1-4 capacitance	Ccs	Vin = 0 V, f = 1.0 MHz	20	рF
Data I/O capacitance	Q/o	Vi/o = 0 V, f = 1.0 MHz	20	рF
Address input capacitance	CAD	VIN = 0 V, f = 1.0 MHz	50	рF

This parameter is guaranteed by design but not tested.



#### **AC TEST CONDITIONS**

Parameter	Тур	Unit
Input Pulse Levels	VIL = 0, VIH = 3.0	٧
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	٧
Output Timing Reference Level	1.5	٧

#### NOTES:

Vz is programmable from -2V to +7V. Io. & Io+ programmable from 0 to 16mA. Tester Impedance Z<sub>0</sub> = 75  $\Omega$ . Vz is typically the midpoint of Vo+ and Vo.

lo. & lonare adjusted to simulate a typical resistive load circuit.

ATE tester includes jig capacitance.

#### **DC CHARACTERISTICS - CMOS COMPATIBLE**

 $(VCC = 5.0V, VSS = 0V, TA = -55^{\circ}Cto + 125^{\circ}C)$ 

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input Leakage Current	ILI	$V\infty = 5.5$ , $Vin = V\infty$ to $GND$			10	μА
Output Leakage Ourrent	ILO	$V\infty = 5.5$ , $Vout = V\infty$ to $GND$			10	μА
Vcc Standby Current (4)	lœs	$V\infty = 5.5$ , $\overline{CS} = \overline{RP} = V_{IH}$ , $f = 5MHz$		3.0	10.0	mA
Vcc Read Current	Iccr	$V\infty = 5.5$ , $\overline{CS} = VIL$ , $f = 5$ MHz, $I\omega T = 0$ mA		80	180	mA
Vcc Byte Write Current	Iccw	Byte Write in Progress, VPP = VPPH = 12.6V		30	160	mA
Vcc Block Erase Current	Icce	Block Erase in Progress, VPP = VPPH = 12.6V		30	160	mA
Vcc Powerdown Current (4)	Iœp	RP = GND lout		8.0	200	μА
VPP Standby Current	IPPS	VPP < VCC		4	100	μА
VPP Deep Powerdown Current (4)	I PPD	RP = GND		8	200	μА
VPP Write Current	Ippw	Vpp = Vppн = 12.6V, Byte Write in Progress		40	200	mA
VPP Block Erase Current	IPPE	Vpp = Vppн = 12.6V, Block Erase in Progress		40	200	mA
Output Low Voltage (4)	Vol	Vcc = 4.5, IoL = 5.8 mA			0.45	V
Output High Voltage (4)	Vон	Vcc = 4.5, Iон = -2.5 mA	2.4			٧
VPP during Normal Operations (3)	<b>V</b> PPL		0.0		6.5	٧
VPP during Erase/Write Operations	VPPH		11.4	12.0	12.6	V
Vcc Erase/Write Lock Voltage	<b>V</b> LKO		2.0			٧

- 1. All currents are in RMS unless otherwise noted. Typical values at Vcc=5.0V, Vrp=12.0V, T=25°C. Valid for all speeds.
- 2. Iccss is specified with the device deselected. If the device is read while in erase suspend mode, current draw is the sum of Iccs and Iccn.
- 3. Block Erases/Byte Writes are inhibited when VPP = VPPL and not guaranteed in the range between VPPH and VPPL.
- 4. RPis not available in WF1M32E-XHX.
- 5. DCtest conditions ViL=0.3V, ViH=Vcc-0.3V

# AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS - $\overline{\text{WE}}$ CONTROLLED

 $(Vcc = 5.0V, Vss = 0V, TA = -55^{\circ}Cto + 125^{\circ}C)$ 

Parameter	Syr	Symbol		00	<u>-150</u>		Unit
			Min	Max	Min	Max	
Write Oycle Time	tavav	twc	100		150		ns
Chip Select Setup Time	te∟w∟	tcs	10		10		ns
Write Enable Pulse Width	twLwH	twp	40		40		ns
VPP Setup Time (1)	tvрwн	tvps	100		100		ns
Address Setup Time	tavwh	tas	40		40		ns
Data Setup Time	town	tos	40		40		ns
Data Hold Time	twnox	tрн	5		5		ns
Address Hold Time	twhax	tан	5		5		ns
Chip Select Hold Time	twнeн	taн	10		10		ns
Write Enable Pulse Width High	twnwL	twph	30		30		ns
Duration of Byte Write Operation (1,2,3)	twHQV1		6		6		μs
Duration of Block Erase Operation (1,2,3)	twhqv2		0.3		0.3		sec
Write Recovery before Read	twngl		0		0		μs
RP High Recovery Time (4)	t <sub>PHWL</sub>	tթs	1.0		1.0		μs

- 1. Guaranteed by design, not tested.
- 2. The on-chip Write State Machine incorporates all byte write and block erase functions and overhead of the flash memory, this includes byte program and verify, block precondition and veify, erase and verify.
- 3. Byte write and block erase durations are measured to completion (SR 7 = 1). Vp should be held at Vp+1 until determination of byte write/block erase success (SR3/4/5 = 0).
- 4. RP is not available in WF1M32E-XHX.

#### AC CHARACTERISTICS - WRITE OPERATION - CS CONTROLLED (1)

 $(Vcc = 5.0V, Vss = 0V, TA = -55^{\circ}Cto + 125^{\circ}C)$ 

Parameter	Syr	Symbol		00	<u>-1</u>	<u>50</u>	Unit
			Min	Max	Min	Max	
Write Enable Cycle Time	tavav	twc	100		150		ns
Write Enable Setup Time	twlel	tws	0		0		ns
Chip Select Pulse Width	telen	top	60		60		ns
VPP Setup Time (1)	tvpeh	tvps	100		100		ns
Address Setup Time	taveh	tas	40		40		ns
Data Setup Time	toven	tos	40		40		ns
Data Hold Time	t⊫nox	tрн	5		5		ns
Address Hold Time	t⊫ax	tah	5		5		ns
Write Enable Hold Time	t⊫wн	twн	0		0		ns
Chip Select Pulse Width High	tehel.	te⊳н	30		30		ns
Duration of Byte Write Operation (3)	t⊞qv1		6		6		μs
Duration of Block Erase Operation (3)	t⊞qv2		0.3		0.3		sec
Write Recovery before Read	t=HGL		0		0		μs
RP High Recovery to CS Low (4)	t <sub>PHB</sub> .	trs	1		1		μs

#### NOTES:

- 1. Chip-Select Controlled Writes: Write operations are driven by the valid combination of CS and WE. In systems where CS defines the write pulse width (within a longer WE timing waveform), all setup, hold and inactive WE times should be measured relative to the CS waveform.
- 2. Guaranteed by design, not tested.
- 3. Bytewrite and blockerase durations are measured to completion (SR7=1, Vo<sub>1</sub>). Vershould be held at Very until determination of byte write/blockerase success (SR3'4/5=0).
- RPavailableinWF1M32C-XG4Xonly.

### **AC CHARACTERISTICS – READ-ONLY OPERATIONS**


 $(Vcc = 5.0V, Vss = 0V, TA = -55^{\circ}Cto + 125^{\circ}C)$ 

Parameter	Symbol		<u>-100</u>		<u>-150</u>		Unit
			Min	Max	Min	Max	
Read Cycle Time	tavav	trc	100		150		ns
Address Access Time	tavqv	tacc		100		150	ns
Chip Select to Output Valid (1)	telav	tŒ		100		150	ns
Output Enable to Output Valid (1)	tglav	toe		50		70	ns
Chip Select to Output Low Z (2)	telax .	tız	0		0		ns
Chip Select High to Output High Z (2)	t e Houz	tHZ		65		65	ns
Output Enable to Output Low Z (2)	tgLox	toLZ	0		0		ns
Reset to Output Valid (3)	t PHQV	tрwн		400		400	ns
Output EnableHigh to Output High Z (2)	tанаz	tor		50		50	ns
Output Hold from Addresses, CS or CE Change, Whichever is First2		tон	0		0		ns

- 1. Œmay be delayed up to to=to=after the falling edge of ©S without impact on tos.
- 2. Quaranteed by design, not tested.
- 3. RPisnot available in WF1M32E-XHX.



# **FIG. 5** AC WAVEFORMS FOR WRITE-ERASE-PROGRAM OPERATIONS, WE CONTROLLED






HG<sub>6</sub> ALTERNATE AC WAVEFORM FOR WRITE OPERATIONS - CS CONTROLLED Write Read Array Command \_ \_ \_ VALID\ Read Status Register Data Write
Valid Address & Data (Byte Write) Automated Byte Write
or Erase Confirm Command or Erase Delay tehax tvpeh ٩N ▲ taven ◆ ▲—tehwh Tterer-Write Byte Write or Erase Setup Command tavav AIN WLEL 🕇 HIGH Z Vcc Power-up & Standby ₹ VРРН VPP (V) VIH ₹ ₹ Ĭ ₹ ₹ ₹ M 삥 ADDRESSES lδ DATA 씸



# **FIG. 7** AC WAVEFORM FOR READ OPERATIONS



## PRINCIPLES OF OPERATION

The following Principles of Operation of the WF1M32-XXX MCM is applicable to each of the four memory chips inside the MCM. Chip 1 is distinguished by CS1 and I/Ob-7, Chip 2 by CS2 and I/Ob-15, Chip 3 by CS3 and I/Ob-23, and Chip 4 by CS4 and I/Ob4-31.

The WF1M32-XXX includes write automation to manage write and erase functions. The Write State Machine allows for 100% TTL-level control inputs; fixed power supplies during block erasure and byte write; and minimal processor overhead with PAM-like interface timings.

After initial device powerup the WF1M32-XXX functions as a read-only memory. Manipulation of external memory-control pins allow array read, standby and output disable operations. The status register can also be accessed through the command user interface when VFP = VFH.

This same subset of operations is also available when high voltage is applied to the VPP pin. In addition, high voltage on VPP enables successful block erasure and byte writing of the device. Functions associated with altering memory contents—byte write, block erase—are accessed via the command user interface and verified thru the status register.

Commands are written using standard microprocessor write timings. Command user interface contents serve as input to the write status machine, which controls the block erase and byte write circuitry. Write cycles also internally latch addresses and data needed for byte write or block erase operations.

Interface software to initiate and poll progress of internal byte write and block erase can be stored in any of the blocks. This code is copied to, and executed from, system PAM during actual flash memory update. After successful completion of byte write and/or block erase, code/data reads from the device are again possible via the read array command. Erase suspend/resume capability allows system software to suspend block erase to read data and execute code from any other block.

# COMMAND USER INTERFACE AND WRITE AUTOMATION

An on-chip state machine controls block erase and byte write, freeing the system processor for other tasks. After receiving the Erase Setup and Erase Confirm commands, the state machine controls block pre-conditioning and erase, returning progress via the Status Register on each of the four memory chips in the MCM. Byte write is similarly controlled, after destination address and expected data are supplied.

#### DATA PROTECTION

Depending on the application, the system designer may choose to make the VPP power supply switchable (available only when memory byte writes/block erases are required) or hardwired to VPPH. When VPP = VPPL, memory contents cannot be altered. Additionally, all functions are disabled whenever Vcc is below the write lockout voltage VLKO or when PP is at VIL. The two-step byte write/block erase command user interface write sequence provides additional software write protection.

## **BUS OPERATION**

Hash memory reads, erase and writes in-system via the local CPU. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

#### READ

The WF1M32-XXX can be read from any of its blocks, and information can be read from the status register of each chip selected. VPP can be at either VPPL or VPPH.

The first task is to write the appropriate read mode command to the command user interface. The device automatically resets to read array mode upon initial device powerup or after exit from deep powerdown. Onlip select CS is the device selection control, and when active enables the selected memory device. Output Enable (CE) is the data input/output (I/Ob-I/Ob1) direction control, and when active drives data from the select memory onto the I/O bus. Pand WE must also be at Vih. Figure 7 illustrates read bus cycle waveforms.

#### OUTPUT DISABLE

With CE at a logic-high level (MH), the device outputs are disabled. Output pins (I/OD-31) are placed in a high-impedance state.

#### **STANDBY**

Sat a logic-high level (VIH) places the device in a standby mode. Standby operation disables much of the device's circuitry and substantially reduces device power consumption. The outputs (I/OD-31) are placed in a high-impedance state independent of the status of OE If the device is deselected during block erase or byte write, it will continue functioning and consuming normal active power until the operation is completed.



#### WRITE

Writes to the command user interface enable reading of device data. They also control inspection and cleaning of the status register. Additionally, when VPP = VPPH, the command user interface controls block erasure and byte write. The contents of the interface register serve as input to the internal state machine.

The command user interface itself does not occupy an addressable memory location. The interface register is a latch used to store the command and address and data information needed to execute the command. Erase setup and erase confirm commands require both appropriate command data and an address within the block to be erased. The Byte Write Setup command requires both appropriate command data and the address of the location to be written, while the Byte Write command consists of the data to be written and the address of the location to be written.

The command user <u>interface</u> is written by bringing WE to a logic-low level (VL) while CS is low. Address and data are latched on the rising edge of WE Standard microprocessor write timings are used.

Pefer to ACWrite Characteristics and the ACWaveforms for Write Operation, Figures 5 and 6, for specific timing parameters.

## COMMAND DEFINITIONS

When VPPL is applied to the VPP pin of the chip selected, read operations from the status register, or array blocks are enabled. Placing VPPH on VPP enables successful byte write and block erase operations as well.

Device operations are selected by writing specific commands into the command user interface of the chip selected. Table 2 defines the WF1M32-XXX commands.

### READ ARRAY COMMAND

Upon initial device powerup the device defaults to Read Array mode. This operation is also initiated by writing FHH into the command user interface. Microprocessor read cycles retrieve array data. The device remains enabled for reads until the command user interface contents are altered. Once the internal Write State Machine has started a block erase or byte write operation, the device will not recognize the Read Array command, until the WSM has completed its operation. The Read Array command is functional when VFP = VFPL or VFFH.

TARI	F 1 -	BHS	OPER	<b>ATIONS</b>

Mode	RP	<b>≅</b>	Œ	WE	VPP	I/ <b>CO</b> -31
Read (1,2,4)	Vih	ViL	VIL	Viн	Х	Dour
Output Disable (4)	Vih	ViL	Viн	Viн	Х	High Z
Standby (4)	Vih	ViH	Х	Х	Х	High Z
Deep Powerdown	VIL	Х	Х	Х	Х	High Z
Write (3,4)	ViH	ViL	ViH	Vil	Х	Din

#### NOTES:

- 1. Refer to DCCharacteristics. When Vm = Vm, memory contents can be read but not written or erased.
- 2. Xcan be VILor VIH for control pins and VIPLor VIPL for VIP. See DCCharacteristics for VIPL and VIPL voltages.
- 3. Command writes involving block erase or byte write are only successfully executed when VPP=VPPH.
- 4. RPis not available in WF1M32E-XHX.

#### **TABLE 2 - COMMAND DEFINITIONS**

	Bus Cycles	First Bus Cycle			9	Second Bus Cycl	e
Command	Req'd	Operation	Address	Data	Operation	Address	Data
Read Array/Reset	1	<b>W</b> rite	X	<del>m</del> H			
Read Status Register	2	Write	Х	70H	Read	Х	SRD
Clear Status Register	1	<b>W</b> rite	X	50H			
Erase Setup/Erase Confirm	2	<b>W</b> rite	BA¹	20H	Write	BA <sup>1</sup>	DOH
Erase Suspend/Erase Resume	2	Write	X	вон	Write	Х	DOH
Byte Write Setup/Write	2	Write	WA¹	40 <b>⊣</b> ³	Write	WA¹	WD²
Alternate Byte Write Setup/Write	2	Write	WA¹	10H³	Write	WA <sup>1</sup>	WD <sup>2</sup>

- 1. BA = Address within the block being erased. WA = Address of memory location to be written.
- 2. SPD = Data read from status register. See Table 3 for a description of the status register bits. WD = Data to be written at location WA. Data is latched on the rising edge of WE
- 3. Either 40H or 10H are recognized by the WSM as the Byte Write Setup command.

# TABLE 3 STATUS REGISTER DEFINITIONS

WSMS	ESS	ES	BWS	VPPS	R	R	R
7	6	5	4	3	2	1	0

SR.7 = WRITE STATE MACHINE STATUS

1 = Ready

0 = Busv

SR.6 = ERASE SUSPENDED STATUS

1 = Erase Suspended

0 = Erase in Progress/Completed

SR.5 = ERASE STATUS

1 = Error in Block Erasure

0 = Successful Block Erase

SR.4 = BYTE WRITE STATUS

1 = Error in Byte Write

0 = Successful Byte Write

SR.3 = VPP STATUS

1 = VPP Low Detect; Operation Abort

0 = VPP OK

SR.2-SR.0 = RESERVED FOR FUTURE

**ENHANCEMENTS** 

These bits are reserved for future use and should be masked out when polling the status register.

#### NOTES

The Write State Machine Status bit must first be checked to determine byte write or block erase completion, before the Byte Write or Erase Status bit are checked for success.

If the Byte Write and Erase Status bits are set to "1" s during a block erase attempt, an improper command sequence was entered. Attempt the operation again.

If Vi-plow status is detected, the status register must be deared before another byte write or block erase operation is attempted.

The V#P Status bit, unlike an AVD converter, does not provide continuous indication of V#P level. The WSM interrogates the V#P level only after the byte write or block erase command sequences have been entered and informs the system if V#P has not been switched on. The V#P Status bit is not guaranteed to report accurate feedback between V#P, and V#PH.

#### READ STATUS REGISTER COMMAND

Each chip of the WF1M32-XXX contains a status register which may be read to determine when a byte write or block erase operation is complete, and whether that operation completed successfully. The status register may be read at any time by writing the read status register command (70H) to the command user interface. After writing this command, all subsequent read operations output data from the status register, until another valid command is written to the command user interface. The contents of the status register are latched on the falling edge of CEor CS, whichever occurs last in the read cycle. CEor CS must be toggled to ViH before further reads to update the status register latch. The read status register command functions when VPP = VPPL or VPPH.

### CLEAR STATUS REGISTER COMMAND

The erase status and byte write status bits are set to "1"s by the Write State Machine on each chip and can only be reset by the clear status register command. These bits indicate various failure conditions (see Table 3). By allowing system software to control the resetting of these bits, several operations may be performed (such as cumulatively writing several bytes or erasing multiple blocks in sequence). The status register may then be polled to determine if an error occurred during that sequence. This adds flexibility to the way the device may be used.


Additionally, the VFP Status bit (SR3) of the chip selected MUST be reset by system software before further byte writes or block erases are attempted. To clear the status register, the clear status register command (50H) is written to the command user interface. The clear status register command is functional when VFP = VFPL or VFPH.

# ERASE SETUP/ERASE CONFIRM COMMANDS


Erase is executed one block at a time, initiated by a two-cycle command sequence. An erase setup command (20H) is first written to the command user interface, followed by the Erase Confirm command (DOH). These commands require both appropriate sequencing and address within the block to be erased to FFH. Block preconditioning, erase and verify are all handled internally by the Write State Machine, invisible to the system. After the two command erase sequence is written to it, the WF1M32-XXX automatically outputs status register data when read (see Figure 9; Block Erase Algorithm). The CPU can detect the completion of the erase event by analyzing the output of the WSM Status bit of the status register.



HG 8
AUTOMATED BYTE WRITE ALGORITHM



#### **FULL STATUS CHECK PROCEDURE**



Bus Operation		Command	Comments
	Write	Byte Write Setup	Data = 40H (10H) Address = Byte to be Written
	Write	Byte Write	Data to be written Address = Byte to be Written
Sta	ndby/Read		Check WSMS bit V0H = Ready, V0L = Busy or Read Status Register Check SR.7 1 = Ready, 0 = Busy Toggle OE or OS to update Status Register

Repeat for subsequent bytes

Full status check can be done after each byte or after a sequence of bytes

Write FTH after the last byte write operation to reset the device to Ready Array Mode

Bus Operation	Command	Comments
Optional Read		CPU may already have read Status Register data in WSM Ready polling above
Standby		Check SR.3 1 = Vpp Low Detect
Standby		Check SR.4 Both 1 = Byte Write Error

SR.3 MUST be cleared, if set during a block erase attempt, before further attempts are allowed by the Write State Machine.

SR.4 is only cleared by the clear status register command, in cases where multiple bytes are written before full status is checked.

If error is detected, clear the status register before attempting retry or other error recovery.

When erase is completed, the Erase Status bit should be checked. If erase error is detected, the status register should be cleared. The command user interface remains in read status register mode until further commands are issued to it.

This two-step sequence of set-up followed by execution ensures that memory contents are not accidentally erased. Also, reliable block ensure can only occur when VPP = VPPH. In the absence of this high voltage, memory contents are protected against erasure. If block erase is attempted while VPP = VPPH, the VPP status bit will be set to "1". Erase attempts while VPPL < VPP < VPPH produce spurious results and should not be attempted.


#### BYTE WRITE SETUP/WRITE COMMANDS

Byte write is executed by a two-command sequence. The byte write setup command (40H) is written to the command user interface of the chip selected, followed by a second write specifying the address and data (latched on the rising edge of WE) to be written. The WSM then takes over, controlling the byte write and write verify algorithms internally. After the two-command byte write sequence is written to it, the device automatically outputs status register data when read (see Figure 8; Byte Write Algorithm). The CPU can detect the completion of the byte write event by analyzing the output of the WSM Status bit of the status register. Only the read status register command is valid while byte write is active.

When byte write is complete, the byte write status bit should be checked. If byte write error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The command user interface remains in read status register mode until further commands are issued to it. If byte write is attempted while VPP = VPPL, the VPP status bit will be set to "1". Byte write attempts while VPPL < VPP < VPPH produce spurious results and should not be attempted.



HG 9
AUTOMATED BLOCK ERASE ALGORITHM




Bus Operation	Command	Comments
Write	Erase Setup	Data = 20H Address = Within block to be erased
Write	Erase	Data = D0H Address = Within block to be erased
Standby/Read		Check WSMS bit VoH = Ready, VoL = Busy or Read Status Register Check SR.7 1 = Ready, 0 = Busy Toggle OE or CS to update Status Register

Repeat for subsequent bytes

Full status check can be done after each byte or after a sequence of bytes

Write  $\not\vdash$ H after the last byte write operation to reset the device to Ready Array Mode

#### **FULL STATUS CHECK PROCEDURE**



Bus Operation	Command	Comments
Optional Read		CPU may already have read Status Register data in WSM Ready polling above
Standby		Check SR.3 1 = VPP Low Detect
Standby		Check SR.4, 5 Both 1 = Command Sequence Error
Standby		Check SR.5 1 = Block Erase Error


SR.3 MUST be cleared, if set during a block erase attempt, before further attempts are allowed by the Write State Machine.

SR.5 is only cleared by the clear status register command, in cases where multiple bytes are written before full status is checked.

If error is detected, clear the status register before attempting retry or other error recovery.



**FIG. 10**ERASE SUSPEND/RESUME ALGORITHM



Bus Operation	Command	Comments
Write	Erase Suspend	Data = B0H
Write	Read Status Register	Data=70H
Standby/Read		Check Read Status Register
		Check SR.7 1 = Ready, 0 = Busy Toggle Œor Œto update Status Register
Standby		Check SR.6 1 = Suspended
Write	Read Array	Data = FTH
Read		Read array data from block other than that being erased.
Write	Erase Resume	Data = D0H

# ERASE SUSPEND/ERASE RESUME COMMANDS

The erase suspend command allows block erase interruption in order to read data from another block of memory. Once the erase process starts, writing the erase suspend command (B0H) to the command user interface requests that the WSM suspend the erase sequence at a predetermined point in the erase algorithm. The WF1M32-XXX continues to output status register data when read, after the erase suspend command is written to it. Polling the WSM status and erase suspend status bits will determine when the erase operation has been suspended (both will be set to "1").

At this point, a read array command can be written to the command user interface to read data from blocks other than that which is suspended. The only other valid commands at this time are read status register (70H) and erase resume (D0H), at which time the WSM will continue with the erase process. The erase suspend status and WSM status bits of the status register will be automatically cleared. After the erase resume command is written to it, the device automatically outputs status register data when read (see Figure 10). VPP must remain at VPPH while in erase suspend.

# VCC, VPP, RP TRANSITIONS AND THE COMMAND/STATUS REGISTERS

Byte write and block erase completion are not guaranteed if VPP drops below VPPH. If the VPP Status bit of the Status Pegister (SR3) is set to "1", a Clear Status Pegister command MUST be issued before further byte write/block erase attempts are allowed by the WSM. Otherwise, the Byte Write (SR4) or Erase (SR5) Status bits of the Status Pegister will be set to "1"s if error is detected. PP transitions to VIL during byte write and block erase also abort the operations. Data is partially altered in either case, and the command sequence must be repeated after normal operation is restored. Device poweroff, or PP transitions to VIL, clear the Status Pegister to initial value 10000 for the upper 5 bits.

The Command User Interface latches commands as issued by system software and is not altered by VP or CS transitions or WSM actions. Its state upon powerup, after exit from deep powerdown or after Vcc transitions below VLKQ, is Read Array Mode.

After byte write or block erase is complete, even after VPP transitions down to VPP, the Command User interface must be reset to Read Array mode via the Read Array command if access to the memory array is desired.

NOTE: PP is not available in WF1M32E-XHX.

#### POWER UP/DOWN PROTECTION

The WF1M32-XXX is designed to offer protection against accidental block erasure or byte writing during power transitions. Upon power-up, the device is indifferent as to which power supply, VPP or Vcc, powers up first. Power supply sequencing is not required. Internal circuitry in the device ensures that the Command User interface is reset to the Pead Array mode on power up.


#### POWERDOWN AND RESET

The WF1M32-XG4X offers a deep power-down feature, entered when  $\overrightarrow{FP}$  is a VIL. During read modes,  $\overrightarrow{FP}$ -low deselects the memory, places output drivers in a high-impedence state and turns off all internal circuits. The device requires time tPWH (see AC Characeristics-Pead-Only Operations) after return from powerdown until initial memory access outputs are valid. After this wakeup interval, normal operation is restored. The Command User Interface is reset to Pead Array, and the upper 5 bits of the Status Pegister are cleared to value 10000, upon return to normal operation.

During block erase or bytewrite modes. RP low will abort either operaton. Memory contents of the block being altered are no longer valid as the data will be partially written or erased. Time trs after RP goes to logic-high (VIH) is required before another command can be written.

This use of FP during system reset is important with automated write/erase devices. When the system comes out of reset it expects to read from the flash memory. Automated flash memories provide status information when accessed during write/erase modes. If a CPU reset occurs with no flash memory reset, proper CPU initialization would not occur beause the flash memory would be providing the status information instead of array data. These flash memories allow proper CPU initialization following a system reset through the use of the FP input. In this application FP is controlled by the same FESET signal that resets the system CPU.







#### **PIN CONFIGURATION OPTIONS**


Package	Pin Configuration Option(s)	WM Part Number
HIP (PGA)	4 CS, 1 WE, RP (FIG. 1)	WF1M32-XH2X
	4 CS, 4 WE (FIG. 10)	WF1M32E-XH2X
00FP (G4)	4 GS, 1 WE, RP (FIG. 2)	WF1M32C-XG4X
Low Profile CQFP (G4T)	Upgradable to 2M x 32 and 4M x 32 in the same footprint	WF1M32C-XG4TX
Q(PP) (G2)	4 CS, 4 WE, RP (FIG. 3)	WF1M32-XG2X
















SEVICETYRE SPEED PACKAGE SWIDNO					
1M x 32 Hash	150ns	66 pin HIP (H2)	5962-94613 01HXX		
1M x 32 Hash	100ns	66 pin HIP (H2)	5962-94613 02HXX		
1M x 32 Flash	150ns	68 lead CQFP, Low Profile (G4T)	5962-94613 01HZX		
1M x 32 Flash	100ns	68 lead CQFP, Low Profile (G4T)	5962-94613 02HZX		