

Description

The μPD41221 is a 224,000-bit, serial-access memory that uses the same technology as standard N-channel MOS dynamic RAMs. The dynamic circuit technology based on the one-transistor memory cell is combined with the double-polysilicon NMOS process technology.

The μPD41221 is well-suited for use as a field memory for television systems. The memory array, organized as 320 rows by 700 columns, is a size that can satisfy almost all requirements for NTSC and PAL. Memory operation is based on one horizontal scanning period (1H). A serial read or write operation is executed on a row within 1H.

The operation sequence within 1H is as follows.

- (1) The row location is specified by RCR (reset to row 0), INC (+1 increment), or DEC (-1 decrement).
- (2) A data transfer cycle (from the row to the data register) is selected by RAS active with WE high.
- (3) SC causes a serial write or read operation between the data input/output and the data register from column 0 to any column location up to 699.
- (4) REF (refresh control) executes internal automatic refresh asynchronously with serial operation.
- (5) A data restore cycle (from the data register to the row selected) is selected by RAS active with WE low.

Address pins are eliminated because serial address functions are built into the chip. SYN, an open-drain output, is in the low-impedance state from the 605th SC cycle to the beginning of the data restore cycle, allowing system designers to generate a horizontal sync signal.

The μPD41221 data register stores memory data on one word line. A fast serial read or write is executed between the data input/output and the data register. During the serial operation, data refresh cycles for the memory array can be performed asynchronously.

Features


- 224,000 x 1-bit serial-access memory
- Screen size memory array suitable for NTSC and PAL
- +5-volt ±10% single power supply
- On-chip substrate bias generator
- Two key functional blocks
 - 320-row by 700-column memory array
 - 700-bit data register
- Full serial operation with line pointer control
- Variable serial cycle numbers up to column bit size
- Input data appears on data output in serial write cycle
- Dual (refresh/serial) operation
- Refresh cycle: 320 cycles/2 ms
- Power dissipation
 - Active: 385 mW (max)
 - Standby: 82.5 mW (max)
- All inputs TTL-compatible
- Three-state HCMOS-compatible output
- Output data caused by negative SC transition is maintained up to next SC or RAS negative transition

Ordering Information

Part Number	SC Cycle Time (min)	Read Access Time (max)	Package
μPD41221C-70	70 ns	55 ns	14-pin plastic DIP
C-90	90 ns	75 ns	

Pin Configuration


14-Pin Plastic DIP



83-003242A

Pin Identification

Symbol	Function
DIN	Data in
DOUT	Data out
INC	Row counter increment
DEC	Row counter decrement
RCR	Row counter reset
SC	Serial control
RAS	Row address strobe
WE	Write enable
SYN	Sync acknowledge
REF	Refresh control
GND	Ground
VCC	+5-volt $\pm 10\%$ power supply
NC	No connection

Block Diagram**Absolute Maximum Ratings**

Supply voltage on V _{CC} relative to GND, V _{CC}	-1.0 to +7.0 V
Supply voltage on inputs relative to GND, V _I	-1.0 to +7.0 V
Supply voltage on outputs relative to GND, V _O	-1.0 to +7.0 V
Operating temperature, T _{OPR}	-10 to +70°C
Storage temperature, T _{STG}	-55 to +125°C
Short-circuit output current, I _{OS}	50 mA
Power dissipation, P _D	1.0 W

Comment: Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Capacitance

T_A = 25°C; V_{CC} = 5.0 V; f = 1 MHz

Parameter	Symbol	Limits			Test Conditions
		Min	Typ	Max	
Input capacitance (REF, RAS, WE, D _{IN} , RCR, INC, DEC)	C _I			10 pF	GND = 0 V
Output capacitance (D _{OUT} , SYN)	C _O			10 pF	GND = 0 V

DC Characteristics

T_A = -10 to +55°C; V_{CC} = 5.0 V $\pm 10\%$; GND = 0 V

Parameter	Symbol	Limits			Test Conditions
		Min	Typ	Max	
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Input voltage, low	V _{IL}	-1.0		0.8	V
Input voltage, high	V _{IH}	2.4		5.5	V
Output voltage, low	V _{OL}	0		0.2 V _{CC}	V I _{OL} = 20 μ A
Output voltage, high	V _{OH}	0.7 V _{CC}		V _{CC}	V I _{OH} = -20 μ A
Input leakage current	I _I	-10		10	μ A V _{IN} = 0 V to 5.5 V; all other pins = 0 V
Output leakage current	I _O	-10		10	μ A D _{OUT} disabled; V _O = 0 V to 5.5 V
Standby current	I _{CC1}			15	mA I _O = 0 mA (D _{OUT} , SYN); RAS, SC, REF, INC, DEC, and RCR = V _{IH}

Power Supply Current Characteristics $T_A = -10$ to $+55^\circ\text{C}$; $V_{CC} = 5.0 \text{ V} \pm 10\%$; $\text{GND} = 0 \text{ V}$

Parameter	Symbol	Limits						Test Conditions	
		μ PD41221-70			μ PD41221-90				
		Min	Typ	Max	Min	Typ	Max		
Data transfer cycle current	I_{CC2}			45			45	mA	
Data restore cycle current	I_{CC3}			40			40	mA	
REF refresh cycle current	I_{CC4}			40			40	mA	
Serial read cycle current	I_{CC5}			55			45	mA	
Serial write cycle current	I_{CC6}			55			45	mA	
Row counter reset cycle current	I_{CC7}			20			20	mA	
Row counter increment cycle current	I_{CC8}			20			20	mA	
Row counter decrement cycle current	I_{CC9}			20			20	mA	

Notes:

- (1) An initial pause of 2 ms is required after power-up, followed by any eight cycles of RAS or REF before achieving proper device operation.

AC Characteristics $T_A = -10$ to $+55^\circ\text{C}$; $V_{CC} = 5.0 \text{ V} \pm 10\%$; $\text{GND} = 0 \text{ V}$

Parameter	Symbol	Limits						Test Conditions	
		μ PD41221-70			μ PD41221-90				
		Min	Max	Unit	Min	Max	Unit		
RAS cycle time	t_{RC}	710		ns	710		ns		
RAS pulse width	t_{RAS}	500	2000	ns	500	2000	ns		
RAS precharge time	t_{RP}	200		ns	200		ns		
RAS to REF delay time	t_{RFD}	200		ns	200		ns		
RAS to SC delay time	t_{RSD}	300		ns	300		ns		
Read setup time before RAS low	t_{RRS}	0		ns	0		ns		
Read hold time after RAS high	t_{RRH}	20		ns	20		ns		
REF precharge time before RAS low	t_{FRP}	200		ns	200		ns		
SC precharge time before RAS low	t_{SRP}	200		ns	200		ns		
WE setup time before RAS low	t_{WRS}	0		ns	0		ns		
WE hold time after RAS low	t_{WRH}	50		ns	50		ns		
Output disable time from RAS low	t_{RSZ}	0	400	ns	0	400	ns	(Note 1)	
REF cycle time	t_{FC}	710		ns	710		ns		
REF pulse width	t_{REF}	500		ns	500		ns		
REF precharge time	t_{FP}	200		ns	200		ns		
SC cycle time	t_{SC}	70		ns	90		ns		
SC pulse width	t_{SA}	25	2000	ns	35	2000	ns		
SC precharge time	t_{SP}	25	2000	ns	35	2000	ns		
WE setup time before SC low	t_{WSS}	0		ns	0		ns		
WE hold time after SC low	t_{WSH}	25		ns	35		ns		
Read setup time before SC low	t_{RSS}	0		ns	0		ns		
Read hold time after SC high	t_{RSH}	20		ns	30		ns		

AC Characteristics (cont)



Parameter	Symbol	Limits				Test Conditions
		μ PD41221-70		μ PD41221-90		
		Min	Max	Min	Max	Unit
Data input setup time before \overline{SC} low	t_{DSS}	0		0		ns
Data input hold time after \overline{SC} low	t_{DSH}	25		35		ns
Access time from \overline{SC}	t_{SAC}		55		75	ns
Output disable time from \overline{SC} low	t_{SCZ}	5	40	5	60	ns
\overline{RAS} to \overline{RCR} delay time	t_{RRD}	200		200		ns
\overline{RAS} to \overline{INC} delay time	t_{RID}	200		200		ns
\overline{RAS} to \overline{DEC} delay time	t_{RDD}	200		200		ns
\overline{RCR} pulse width	t_{RCR}	100	2000	100	2000	ns
\overline{INC} pulse width	t_{INC}	100	2000	100	2000	ns
\overline{DEC} pulse width	t_{DEC}	100	2000	100	2000	ns
Time between \overline{RCR} and \overline{INC}	t_{RIP}	100		100		ns
Time between \overline{INC} and \overline{DEC}	t_{IDP}	100		100		ns
Time between \overline{RCR} and \overline{DEC}	t_{RDP}	100		100		ns
\overline{RCR} precharge time before \overline{RAS} low	t_{RPP}	100		100		ns
\overline{INC} precharge time before \overline{RAS} low	t_{IRP}	100		100		ns
\overline{DEC} precharge time before \overline{RAS} low	t_{DRP}	100		100		ns
SYN response time after 605th \overline{SC}	t_{SYA}		200		200	ns
SYN recovery time after \overline{RAS} low	t_{SYR}	0	1400	0	1400	ns
Refresh interval	t_{REF}		2		2	ms
\overline{RAS} precharge (serial operation)	t_{RPS}		2		2	ms
Serial data output valid	t_{SOV}		2		2	ms
Transition time	t_T	3	35	3	35	ns




Notes:

(1) t_{SCZ} and t_{RSZ} define the times at which the output achieves the open-circuit condition and are not referenced to output voltage levels. The duration of the output voltage level depends on the time constant of the load. See input and output timing waveforms and figures 1 and 2.

(2) Timing measurements assume $t_T = 5$ ns.


(3) V_{IH} (min) and V_{IL} (max) are reference levels for measuring the timing of input signals and t_T .




Figure 1. Loading Conditions Test Circuit for SYN**Figure 2. Loading Conditions Test Circuit for DOUT**

Timing Waveforms**Input Timing****Output Timing****Data Transfer Cycle**

Timing Waveforms (cont)


Data Restore Cycle




Timing Waveforms (cont)**REF Refresh Cycle****Row Counter Cycle****Serial Read Cycle**


Timing Waveforms (cont)

Serial Write Cycle




Serial Read Data Output Control



Timing Waveforms (cont)**Sync Acknowledge**

Timing Waveforms (cont)

Total Timing Scheme




Package Drawings**14-Pin Plastic DIP (400 mil)**

Item	Millimeters	Inches
A	20.32 max	.800 max
B	2.54 max	.100 max
C	2.54 [TP]	.100 [TP]
D	.50 ± .10	.020 +.004 -.005
E	15.24	.600
F	1.2 min	.047 min
G	3.2 ± .3	.126 ± .012
H	.51 min	.020 min
I	4.31 max	.170 max
J	5.08 max	.200 max
K	10.16 [TP]	.400 [TP]
L	8.6	.339
M	.25 ± .10 -.05	.010 +.004 -.003

Notes:

- [1] Each lead centerline is located within .25 mm (.010 inch) of its true position [TP] at maximum material condition.
- [2] Item "K" to center of leads when formed parallel.



83-003576B

NEC
NEC Electronics Inc.

CORPORATE HEADQUARTERS

401 Ellis Street
P.O. Box 7241
Mountain View, CA 94039
TEL 415-960-6000
TWX 910-379-6985

12 ©1987 NEC Electronics Inc./Printed in U.S.A.

For Literature Call Toll Free: 1-800-632-3531
1-800-632-3532 (In California)

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document.

008465 ✓ - X

NECEL-000210
STOCK NO. 600228