

TMS27C210A 1048576-BIT UV ERASABLE PROGRAMMABLE TMS27PC210A 1048576-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS310C – NOVEMBER 1990 – REVISED JUNE 1995

- Wide-Word Organization . . . 64K × 16
- Single 5-V Power Supply
- Operationally Compatible With Existing Megabit EPROMs
- 40-Pin Dual-In-Line Package and 44-Lead Plastic Leaded Chip Carrier
- All Inputs/Outputs Fully TTL Compatible
- ±10% V_{CC} Tolerance
- Max Access/Min Cycle Time


'27C210A-10	100	ns
'27C/PC210A-12	120	ns
'27C/PC210A-15	150	ns
'27C/PC210A-20	200	ns
'27C/PC210A-25	250	ns
- 16-Bit Output For Use In Microprocessor-Based Systems
- Very High-Speed SNAP1 Pulse Programming
- Power-Saving CMOS Technology
- 3-State Output Buffers
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Pins
- No Pullup Resistors Required
- Low Power Dissipation
 - Active . . . 275 mW Worst Case
 - Standby . . . 0.55 mW Worst Case (CMOS-Input Levels)
- PEP4 Version Available With 168-Hour Burn-In and Choices of Operating Temperature Ranges

description


The TMS27C210A series are 1048576-bit, ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC210A series are 1048576-bit, one-time electrically programmable read-only memories.

J PACKAGE
(TOP VIEW)



FN PACKAGE
(TOP VIEW)



PIN NOMENCLATURE

A0–A15	Address Inputs
DQ0–DQ15	Inputs (programming) / Outputs
E	Chip Enable
G	Output Enable
GND	Ground
NC	No Internal Connection
PGM	Program
VCC	5-V Power Supply
Vpp	13-V Power Supply†

† Pins 11 and 30 must be connected externally to ground.

‡ Only in program mode.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1995, Texas Instruments Incorporated

7-191

8961725 0085684 899

**TMS27C210A 1048576-BIT UV ERASABLE PROGRAMMABLE
TMS27PC210A 1048576-BIT PROGRAMMABLE
READ-ONLY MEMORY**

SMLS310C – NOVEMBER 1990 – REVISED JUNE 1995

description (continued)

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The TMS27C210A EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15.2-mm (600-mil) centers. The TMS27C210A is also offered with two choices of temperature ranges, 0°C to 70°C (JL suffix) and –40°C to 85°C (JE suffix). The TMS27C210A is also offered with 168-hour burn-in on both temperature ranges (JL4 and JE4 suffixes).

The TMS27PC210A OTP PROM is offered in a 44-pin plastic leaded chip carrier package using 1.25-mm (50-mil) lead spacing (FN suffix). The TMS27PC210A is offered with two choices of temperature ranges, 0°C to 70°C (FNL suffix) and –40°C to 85°C (FNE suffix). The TMS27PC210A is also offered with 168 hour burn-in on both temperature ranges (FNL4 and FNE4 suffixes). (See table below.)

EPROM AND OTP PROM	SUFFIX FOR OPERATING TEMPERATURE RANGES WITHOUT PEP4 BURN-IN		SUFFIX FOR PEP4 168 HOUR BURN-IN VS TEMPERATURE RANGES	
	0°C to 70°C	–40°C to 85°C	0°C to 70°C	–40°C to 85°C
TMS27C210A-xx	JL	JE	JL4	JE4
TMS27PC210A-xx	FNL	FNE	FNL4	FNE4

These EPROMs and OTP PROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor based systems. One other (13 V) supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used.

operation

The seven modes of operation for the TMS27C210A and TMS27PC210A are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for V_{PP} during programming (13 V), and 12 V on A9 for signature mode.

FUNCTION	MODE†						
	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT	SIGNATURE MODE
$\bar{E}$	V_{IL}	V_{IL}	V_{IH}	V_{IL}	V_{IL}	V_{IH}	V_{IL}
$\bar{G}$	V_{IL}	V_{IH}	X	V_{IH}	V_{IL}	X	V_{IL}
PGM	X	X	X	V_{IL}	V_{IH}	X	X
V_{PP}	V_{CC}	V_{CC}	V_{CC}	V_{PP}	V_{PP}	V_{PP}	V_{CC}
V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}
A9	X	X	X	X	X	X	$V_{H}^{\ddagger}$ $V_{H}^{\ddagger}$
A0	X	X	X	X	X	X	V_{IL} V_{IH}
DQ0–DQ15	Data Out	Hi-Z	Hi-Z	Data In	Data Out	Hi-Z	CODE
							MFG DEVICE
							97 AB

† X can be V_{IL} or V_{IH} .

‡ $V_H = 12\text{ V} \pm 0.5\text{ V}$.



7-192

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8961725 0085685 725

**TMS27C210A 1048576-BIT UV ERASABLE PROGRAMMABLE
TMS27PC210A 1048576-BIT PROGRAMMABLE
READ-ONLY MEMORY**

SMLS310C – NOVEMBER 1990 – REVISED JUNE 1995

read/output disable

When the outputs of two or more TMS27C210As or TMS27PC210As are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of a single device, a low level signal is applied to the $\bar{E}$ and $\bar{G}$ pins. All other devices in the circuit should have their outputs disabled by applying a high level signal to one of these pins.

latchup immunity

Latchup immunity on the TMS27C210A and TMS27PC210A is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001, "Design Considerations; Latchup Immunity of the HVC MOS EPROM Family", available through TI Sales Offices.

power down

Active I_{CC} supply current can be reduced from 50 mA to 500 μ A by applying a high TTL input on $\bar{E}$ and to 100 μ A by applying a high CMOS input on $\bar{E}$. In this mode all outputs are in the high-impedance state.

erasure (TMS27C210A)

Before programming, the TMS27C210A is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity $\times$ exposure time) is 15-W $\cdot$ s/cm². A typical 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C210A the window should be covered with an opaque label.

initializing (TMS27PC210A)

The one-time programmable TMS27PC210A PROM is provided with all bits in the logic high state, then logic lows are programmed into the desired locations. Logic lows programmed into an OTP PROM cannot be erased.

SNAP! Pulse programming

The TMS27C210A and TMS27PC210A are programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which can program in a nominal time of seven seconds. Actual programming time varies as a function of the programmer used.

The SNAP! Pulse programming algorithm uses an initial pulse of 100 microseconds (μ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100- μ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved when $V_{PP} = 13$ V, $V_{CC} = 6.5$ V, $\bar{E} = V_{IL}$, $\bar{G} = V_{IH}$. Data is presented in parallel (16 bits) on pins DQ0 through DQ15. Once addresses and data are stable, $\overline{PGM}$ is pulsed low.

More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with $V_{CC} = V_{PP} = 5$ V $\pm$ 10%.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

7-193

8961725 0085686 661

**TMS27C210A 1048576-BIT UV ERASABLE PROGRAMMABLE
TMS27PC210A 1048576-BIT PROGRAMMABLE
READ-ONLY MEMORY**

SMLS310C – NOVEMBER 1990 – REVISED JUNE 1995

program inhibit

Programming can be inhibited by maintaining a high level input on the $\overline{E}$ or $\overline{PGM}$ pins.

program verify

Programmed bits can be verified with $V_{PP} = 13\text{ V}$ when $\overline{G} = V_{IL}$, $\overline{E} = V_{IL}$, and $\overline{PGM} = V_{IH}$.

signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to 12 V. Two identifier bytes are accessed by toggling A0. DQ0–DQ7 contain the valid codes. All other addresses must be held low. The signature code for these devices is 97AB. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code AB (Hex), as shown by the signature mode table below.

IDENTIFIER†	PINS									
	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
MANUFACTURER CODE	V_{IL}	1	0	0	1	0	1	1	1	97
DEVICE CODE	V_{IH}	1	0	1	0	1	0	1	1	AB

† $\overline{E} = \overline{G} = V_{IL}$, A9 = V_{IH} , A1–A8 = V_{IL} , A10–A15 = V_{IL} , $V_{PP} = V_{CC}$, $\overline{PGM} = V_{IH}$ or V_{IL} .



7-194

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8961725 0085687 5T8





Figure 1. SNAPI Pulse Programming Flowchart



**TMS27C210A 1048576-BIT UV ERASABLE PROGRAMMABLE
TMS27PC210A 1048576-BIT PROGRAMMABLE
READ-ONLY MEMORY**

SMLS310C – NOVEMBER 1990 – REVISED JUNE 1995

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91–1984 and IEC Publication 617–12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC} (see Note 1)	–0.6 V to 7 V
Supply voltage range, V_{pp}	–0.6 V to 14 V
Input voltage range (see Note 1): All inputs except A9	–0.6 V to $V_{CC} + 1$ V
A9	–0.6 V to 13.5 V
Output voltage range (see Note 1)	–0.6 V to $V_{CC} + 1$ V
Operating free-air temperature range ('27C210A-__JL and JL4, '27PC210A-__FNL)	0° C to 70° C
Operating free-air temperature range ('27C210A-__JE and JE4)	–40° C to 85° C
Storage temperature range, T_{stg}	–65° C to 150° C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

7-196

8961725 0085689 370

**TMS27C210A 1048576-BIT UV ERASABLE PROGRAMMABLE
TMS27PC210A 1048576-BIT PROGRAMMABLE
READ-ONLY MEMORY**

SMLS310C – NOVEMBER 1990 – REVISED JUNE 1995

recommended operating conditions

			TMS27C210A-10 TMS27C/PC210A-12 TMS27C/PC210A-15 TMS27C/PC210A-20 TMS27C/PC210A-25			UNIT
			MIN	NOM	MAX	
V _{CC}	Supply voltage	Read mode (see Note 2)	4.5	5	5.5	V
		SNAP! Pulse programming algorithm	6.25	6.5	6.75	
V _{PP}	Supply voltage	Read mode	V _{CC} -0.6	V _{CC}	V _{CC} +0.6	V
		SNAP! Pulse programming algorithm	12.75	13	13.25	
V _{IH}	High-level dc input voltage	TTL	2		V _{CC} +0.5	V
		CMOS	V _{CC} -0.2		V _{CC} +0.5	
V _{IL}	Low-level dc input voltage	TTL	-0.5		0.8	V
		CMOS	-0.5		GND+0.2	
T _A	Operating free-air temperature	'27C210A-__JL, JL4 '27PC210A-__FNL	0		70	°C
T _A	Operating free-air temperature	'27C210A-__JE, JE4	-40		85	°C

NOTE 2: V_{CC} must be applied before or at the same time as V_{PP} and removed after or at the same time as V_{PP}. The device must not be inserted into or removed from the board when V_{PP} or V_{CC} is applied.

electrical characteristics over recommended ranges of operating conditions

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V _{OH}	High-level dc output voltage	I _{OH} = -20 µA	V _{CC} -0.2		V
		I _{OH} = -2 mA	2.4		
V _{OL}	Low-level dc output voltage	I _{OL} = 2.1 mA		0.4	V
		I _{OL} = 20 µA		0.1	
I _I	Input current (leakage)	V _I = 0 V to 5.5 V		±1	µA
I _O	Output current (leakage)	V _O = 0 V to V _{CC}		±1	µA
I _{PP1}	V _{PP} supply current	V _{PP} = V _{CC} = 5.5 V		10	µA
I _{PP2}	V _{PP} supply current (during program pulse)	V _{PP} = 13 V		50	mA
I _{CC1}	V _{CC} supply current (standby)	TTL-input level V _{CC} = 5.5 V, E = V _{IH}		500	µA
		CMOS-input level V _{CC} = 5.5 V, E = V _{CC}		100	
I _{CC2}	V _{CC} supply current (active)	V _{CC} = 5.5 V, E = V _{IL} , t _{cycle} = minimum cycle time, outputs open†		50	mA

† Minimum cycle time = maximum address access time.

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz†

PARAMETER	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
C _I	Input capacitance V _I = 0 V, f = 1 MHz		8	12	pF
C _O	Output capacitance V _O = 0 V, f = 1 MHz		12	15	pF

‡ Capacitance measurements are made on a sample basis only.

§ Typical values are at T_A = 25°C and nominal voltages.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

7-197

8961725 0085690 092

**TMS27C210A 1048576-BIT UV ERASABLE PROGRAMMABLE
TMS27PC210A 1048576-BIT PROGRAMMABLE
READ-ONLY MEMORY**

SMLS310C – NOVEMBER 1990 – REVISED JUNE 1995

switching characteristics over full ranges of recommended operating conditions (see Notes 3 and 4)

PARAMETER	TEST CONDITIONS	'27C210A-10		'27C210A-12 '27PC210A-12		'27C210A-15 '27PC210A-15		'27C210A-20 '27PC210A-20		'27C210A-25 '27PC210A-25		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{a(A)}$ Access time from address	CL = 100 pF, 1 Series 74 TTL load, Input $t_r \leq 20$ ns, Input $t_f \leq 20$ ns		100		120		150		200		250	ns
$t_{a(E)}$ Access time from chip enable			100		120		150		200		250	ns
$t_{en(G)}$ Output enable time from $\bar{G}$			55		55		75		75		100	ns
t_{dis} Output disable time from $\bar{G}$ or $\bar{E}$, whichever occurs first†		0	50	0	50	0	60	0	60	0	60	ns
$t_{v(A)}$ Output data valid time after change of address, $\bar{E}$, or $\bar{G}$, whichever occurs first†		0		0		0		0		0		ns

† Value calculated from 0.5 V delta to measured level. This parameter is only sampled and not 100% tested.

- NOTES: 3. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (reference AC testing waveform)
4. Common test conditions apply for t_{dis} except during programming.

switching characteristics for programming: $V_{CC} = 6.5$ V and $V_{PP} = 13$ V (SNAP! Pulse), $T_A = 25^\circ\text{C}$ (see Note 3)

PARAMETER		MIN	MAX	UNIT
$t_{dis(G)}$ Output disable time from $\bar{G}$		0	100	ns
$t_{en(G)}$ Output enable time from $\bar{G}$			150	ns

recommended timing requirements for programming: $V_{CC} = 6.5$ V and $V_{PP} = 13$ V (SNAP! Pulse), $T_A = 25^\circ\text{C}$, (see Note 3)

		MIN	TYP	MAX	UNIT
$t_w(\text{PGM})$ Pulse duration, program	SNAP! Pulse programming algorithm	95	100	105	μs
$t_{su(A)}$ Setup time, address		2			μs
$t_{su(E)}$ Setup time, $\bar{E}$		2			μs
$t_{su(G)}$ Setup time, $\bar{G}$		2			μs
$t_{su(D)}$ Setup time, data		2			μs
$t_{su(VPP)}$ Setup time, V_{PP}		2			μs
$t_{su(VCC)}$ Setup time, V_{CC}		2			μs
$t_h(A)$ Hold time, address		0			μs
$t_h(D)$ Hold time, data		2			μs

NOTE 3: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (reference AC testing waveform)




7-198

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8961725 0085691 T29


PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and fixture capacitance.

Figure 2. AC Testing Output Load Circuit

AC testing input/output wave forms



AC testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.




Figure 3. Read-Cycle Timing



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443


7-199

8961725 0085692 965

**TMS27C210A 1048576-BIT UV ERASABLE PROGRAMMABLE
TMS27PC210A 1048576-BIT PROGRAMMABLE
READ-ONLY MEMORY**

SMLS310C – NOVEMBER 1990 – REVISED JUNE 1995

PROGRAMMING INFORMATION



$^\dagger t_{dis}(G)$ and $t_{en}(G)$ are characteristics of the device but must be accommodated by the programmer.
 $^\ddagger 13\text{-V } V_{PP}$ and $6.5\text{-V } V_{CC}$ for SNAP! Pulse programming.

Figure 4. Program-Cycle Timing (SNAP! Pulse Programming)



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

7-200

8961725 0085693 8T1