PRELIMINARY DATA

8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, 4 TIMERS, SPI, SCI INTERFACE

Memories

- 8 to 32K dual voltage High Density Flash (HD-Flash) or ROM with read-out protection capa-bility. In-Application Programming and In-Circuit Programming for HDFlash devices
- 384 to 1K bytes RAM
- HDFlash endurance: 100 cycles, data reten-tion: 20 years at 55°C
- Clock, Reset And Supply Management
 - Enhanced low voltage supervisor (LVD) for main supply with 3 programmable reset thresholds and auxiliary voltage detector (AVD) with interrupt capability
 - Clock sources: crystal/ceramic resonator os-cillators, internal or external RC oscillator, clock security system and bypass for external clock
 - PLL for 2x frequency multiplication
 - Four Power Saving Modes: Halt, Active-Halt, Wait and Slow

Interrupt Management


- Nested interrupt controller
- 10 interrupt vectors plus TRAP and RESET
- 9/6 external interrupt lines (on 4 vectors)

Up to 32 I/O Ports

- 32/24 multifunctional bidirectional I/O lines
- 22/17 alternate function lines
- 12/10 high sink outputs
- 4 Timers
 - Main Clock Controller with: Real time base, Beep and Clock-out capabilities
 - Configurable watchdog timer
 - 16-bit Timer A with: 1 input capture, 1 output compare, external clock input, fixed freq. PWM and pulse generator modes
 - 16-bit Timer B with: 2 input captures, 2 output compares, variable freq. PWM and pulse generator modes

Device Summary

October 2002



2 Communication Interfaces

- SPI synchronous serial interface
- SCI asynchronous serial interface (LIN compatible)
- 1 Analog Peripheral
 - 10-bit ADC with up to 12 input pins

Instruction Set

- 8-bit Data Manipulation
- 63 Basic Instructions
- 17 main Addressing Modes
- 8 x 8 Unsigned Multiply Instruction

Development Tools

- Full hardware/software development package
- In-Circuit Testing capability

Features	ST72(F)324(J/K)6	ST72(F)324(J/K)4	ST72(F)324(J/K)2					
Program memory - bytes	32K	16K	8K					
RAM (stack) - bytes	1024 (256)	512 (256)	384 (256)					
Operating Voltage	3.8V to	3.8V to 5.5V (low voltage version planned with 3.0 to 3.6V range)						
Temp. Range (ROM)		up to -40°C to +125°C						
Temp. Range (Flash)	up to -40°C to +125°C	-40°C to +85 °C						
Packages	SDIP42 (JxB), T	QFP44 10x10 (JxT),SDIP32 (KxB), T	QFP32 7x7 (KxT)					

Rev. 1.6

1/156

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice www.DataSheet4U.com

7.2 MASKING AND PROCESSING FLOW 30 7.3 INTERRUPTS AND LOW POWER MODES 32 7.4 CONCURRENT & NESTED MANAGEMENT 32 7.5 INTERRUPT REGISTER DESCRIPTION 33 7.6 EXTERNAL INTERRUPTS 35 7.6.1 I/O Port Interrupt Sensitivity 35 7.7 EXTERNAL INTERRUPT CONTROL REGISTER (EICR) 37 8 POWER SAVING MODES 39 8.1 INTRODUCTION 39 8.2 SLOW MODE 39 8.3 WAIT MODE 40 2/156	1	1 INTR	ODUCTION	6
4 FLASH PROGRAM MEMORY 16 4.1 INTRODUCTION 16 4.2 MAIN FEATURES 16 4.3 STRUCTURE 16 4.3.1 Readout Protection 16 4.4 ICC INTERFACE 17 4.5 ICP (IN-CIRCUIT PROGRAMMING) 18 4.6 IAP (IN-APPLICATION PROGRAMMING) 18 4.6.1 Register Description 18 5.2 MAIN FEATURES 19 5.1 INTRODUCTION 19 5.2 MUNTPOSCILATOR (MO) 22 6.1 PHASE LOCKED LOOP 22 6.2 MULT-DSCILLATOR (MO) 23 6.3 External RESET SEQUENCE MANAGEMENT 24 6.3.3 External RESET 25 6.3.4 Internal Watchdog RESET 25 6.3.5 Internal Watchdog RESET 25 6.4.4 Low Youtage Detector (LVD) 26 6.4.4 Low Youtage Detector (VD) 26 6.4.4 Low Youtage Detector (VD) 27 6.4.3 Register Description 38				
4.1 INTRODUCTION 16 4.2 MAIN FEATURES 16 4.3 STRUCTURE 16 4.3.1 Read-out Protection 16 4.4 ICC INTERPACE 17 4.5 ICP (IN-CIRCUIT PROGRAMMING) 18 4.6.1 Register Description 18 4.6.1 Register Description 19 5.1 INTRODUCTION 19 5.2 MUIN FEATURES 19 5.3 CPU REGISTERS 19 6.3.4 INTRODUCTION (MO) 23 6.3 RESET SEQUENCE MANAGER (RSM) 24 6.3.2 Asynchronous External RESET pin 24 6.3.3 Extend Power-On RESET 25 8.4.5 Internal Low Voltage Detector (LVD) 26 6.4.4 Low Voltage Detector (LV	-			
4.2 MAIN FEATURES 16 4.3 STRUCTURE 16 4.4 ICC INTERFACE 17 4.5 ICP (IN-CIRCUIT PROGRAMMING) 18 4.6 IAP (IN-APPLICATION PROGRAMMING) 18 4.6.1 Register Description 18 5 CENTRAL PROCESSING UNIT 19 5.1 INTRODUCTION 19 5.2 MAIN FEATURES 19 6.3 CPU REGISTERS 19 6.3 CPU REGISTERS 19 6.3 CPU REGISTERS 19 6.3 CPU REGISTERS 19 6.3 RESET AND CLOCK MANAGEMENT 22 6.1 PHASE LOCKED LOOP 22 6.2 Asynchronous External RESET pin 24 6.3.2 Asynchronous External RESET pin 24 6.3.3 Internal Watchoog RESET 25 6.4.4 Low Voltage Detector (LVD) RESET 25 6.3.4 Internal Watchoog RESET 25 6.4.5 Register Description 29 7.1 INTERNUPT SAND LOW POWER MODES 28	4			
4.3 STRUCTURE 16 4.3.1 Read-oul Protection 16 4.4 ICC INTERFACE 17 4.5 ICP (IN-CIRCUIT PROGRAMMING) 18 4.6 IAP (INTERFACE 18 4.6 IAP (INTERFACE) 19 5.1 INTRODUCTION 19 5.1 INTRODUCTION 19 5.2 MAIN FEATURES 19 5.3 CPU REGISTERS 19 6.3 RESET SEQUENCE MANAGER (RSM) 24 6.3.1 Introduction 24 6.3.2 Asynchronous External RESET pin 24 6.3.4 Internal Watchdog RESET 25 6.3.4 Internal Watchdog RESET 25 6.4.1 Low Voltage Detector (AVD) 26 6.4.1 Low Voltage Detector (AVD) 26 6.4.2 Auxiliary Voltage Detector (AVD) 26 7.1				
4.3.1 Read-out Protection 16 4.4 ICC INTERRACE 17 4.5 ICP (IN-CIRCUIT PROGRAMMING) 18 4.6.1 Register Description 18 5 CENTRAL PROCESSING UNT 19 5.1 INTRODUCTION 19 5.2 MAIN FEATURES 19 5.3 CPU REGISTERS 19 6 SUPPLY, RESET AND CLOCK MANAGEMENT 22 6.1 PHASE LOCKED LOOP 22 6.2 MULT-OSCILLATOR (MO) 23 6.3 RESET SEQUENCE MANAGER (RSM) 24 6.3.1 Internal Low Voltage Detector (LVD) RESET 25 6.3.4 Internal Watchdog RESET 25 6.3.5 Internal Networking Betector (LVD) 26 6.4.1 Low Voltage Detector (LVD) 26 6.4.2 Auxiling Voltage Detector (LVD) 26 6.4.4 Low Power Modes 28 6.4.5 Register Description 29 7.1 INTRODUCTION 30 7.2 MASKING AND PROCESSING FLOW 30 7.3 IN		4.2	MAIN FEATURES	
4.4 ICC INTERFACE 17 4.5 ICP (IN-CIRCUIT PROGRAMMING) 18 4.6.1 Register Description 18 4.6.1 Register Description 19 5.1 INTRODUCTION 19 5.2 MAIN FEATURES 19 5.3 CPU REGISTERS 19 6.3.1 INTRODUCTION 22 6.2 MULT-OSCILLATOR (MO) 23 6.3.3 RESET SEQUENCE MANAGER (RSM) 24 6.3.1 Introduction 24 6.3.2 Asynchronous External RESET pin 24 6.3.3 Internal Now Voltage Detector (LVD) RESET 25 6.4.3 Stetemal Power-On RESET 25 6.4.4 Low Voltage Detector (LVD) 26 6.4.1 Low Voltage Detector (LVD) 26 6.4.2 Auxiliary Voltage Detector (LVD) 26 6.4.3 Clock Security System (CSS) 28 6.4.4 Low Voltage Detector (LVD) 27 6.4.4 Low Voltage Detector (LVD) 27 7.4 Clock Security System (CSS) 28 <td< th=""><th></th><th>4.3</th><th></th><th></th></td<>		4.3		
4.5 ICP (IN-CIRCUIT PROGRAMMING) 18 4.6 IAP (IN-APPLICATION PROGRAMMING) 18 5 CENTRAL PROCESSING UNIT 19 5.1 INTRODUCTION 19 5.2 MAIN FEATURES 19 5.3 CPU REGISTERS 19 5.3 CPU REGISTERS 19 6.3.0 PHASE LOCKED LOOP 22 6.1 PHASE LOCKED LOOP 22 6.3 RESET SEQUENCE MANAGER (RSM) 24 6.3.1 Introduction 24 6.3.2 Asynchronous External RESET pin 24 6.3.3 External Power-OR RESET 25 6.3.4 Internal Watchdog RESET 25 6.3.5 Internal Watchdog RESET 25 6.4.1 Low Voltage Detector (LVD) 26 6.4.2 Auxiliary Voltage Detector (LVD) 26 6.4.4 Low Power Modes 28 6.4.5 Register Description 29 7.4 Clock Security System (CSS) 30 7.2 MASKING AND PROCESSING FLOW 30 7.4 CONCURRENT				
4.6 IAP (IN-APPLICATION PROGRAMMING) 18 4.6.1 Register Description 18 5 CENTRAL PROCESSING UNIT 19 5.1 INTRODUCTION 19 5.2 MAIN FEATURES 19 6.3 CPU REGISTERS 19 6 SUPPLY, RESET AND CLOCK MANAGEMENT 22 6.1 PHASE LOCKED LOOP 22 6.2 MULTI-OSCILLATOR (MO) 23 6.3 RESET SEQUENCE MANAGER (RSM) 24 6.3.1 Introduction 24 6.3.2 Asynchronous External RESET pin 24 6.3.3 Internal Low Voltage Detector (LVD) RESET 25 6.3.4 Internal Voltage Detector (LVD) 26 6.4.1 Low Voltage Detector (LVD) 26 6.4.2 Auxiliary Voltage Detector (LVD) 26 6.4.3 Clock Security System (CSS) 28 6.4.4 Low Power Modes 28 6.4.5 Register Description 30 7.1 INTERRUPT REGISTER DESCRIPTION 30 7.2 MASKING AND PROCESSING FLOW 30 7.4				
4.6.1 Register Description 18 5 CENTRAL PROCESSING UNIT 19 5.1 INTRODUCTION 19 5.2 MAIN FEATURES 19 5.3 CPU REGISTERS 19 6 SUPPLY, RESET AND CLOCK MANAGEMENT 22 6.1 PHASE LOCKED LOOP 22 6.2 MULTI-OSCILLATOR (MO) 23 6.3 RESET SEQUENCE MANAGER (RSM) 24 6.3.1 Introduction 24 6.3.2 Asynchronous External RESET pin 24 6.3.3 External Power-On RESET 25 6.3.4 Internal Low Voltage Detector (LVD) RESET 25 6.3.5 Internal Watchdog RESET 25 6.4.1 Low Voltage Detector (LVD) 26 6.4.1 Low Voltage Detector (LVD) 26 6.4.2 Low Voltage Detector (LVD) 26 6.4.3 Low Power Modes 28 6.4.4 Low Power Modes 28 6.4.5 Register Description 29 7 INTERRUPTS 30 7.1 INTRODUCTION 30 7.2 MASKING AND PROCESSING FLOW 30 7.3 INTERRUPT CONTROL REGISTER (EICR) 35 7.4 CONCURRENT & NESTED MANAGEMENT 35 7.5 INTERRUPT REGISTE		4.5		
5 CENTRAL PROCESSING UNIT 19 5.1 INTRODUCTION 19 5.2 MAIN FEATURES 19 5.3 CPU REGISTERS 19 6.1 PHASE LOCKED LOOP 22 6.1 PHASE LOCKED LOOP 22 6.1 PHASE LOCKED LOOP 22 6.1 PHASE LOCKED LATOR (MO) 23 6.3 RESET SEQUENCE MANAGER (RSM) 24 6.3.1 Interduction 24 6.3.2 Asynchronous External RESET pin 24 6.3.3 Internal Low Voltage Detector (LVD) RESET 25 6.3.4 Internal Watchdog RESET 25 6.3.4 Internal Watchdog RESET 26 6.4.1 Low Voltage Detector (LVD) 26 6.4.1 Low Voltage Detector (LVD) 27 6.4.3 Clock Security System (CSS) 28 6.4.4 Low POWER Modes 28 6.4.5 Register Description 29 7.1 INTERRUPTS AND LOW POWER MODES 32 7.4 CONC		4.6		
5.2 MAIN FEATURES 19 5.3 CPU REGISTERS 19 6 SUPPLY, RESET AND CLOCK MANAGEMENT 22 6.1 PHASE LOCKED LOOP 22 6.2 MULTI-OSCILLATOR (MO) 23 6.3 RESET SEQUENCE MANAGER (RSM) 24 6.3.1 Introduction 24 6.3.2 Asynchronous External RESET pin 24 6.3.3 External Power-On RESET 25 6.3.4 Internal Low Voltage Detector (LVD) RESET 25 6.4.3 Low Voltage Detector (LVD) 26 6.4.1 Low Voltage Detector (LVD) 26 6.4.2 Auxiliary Voltage Detector (LVD) 27 6.4.3 Clock Security System (CSS) 28 6.4.4 Low Voltage Detector (LVD) 27 6.4.3 Resister Description 29 7.1 INTRODUCTION 30 7.2 MAKING AND PROCESSING FLOW 30 7.3 INTERRUPTS AND LOW POWER MODES 22 7.4 CONCURRENT & NESTED MANAGEMENT 32 7.5 INTERRUPT REGISTER DESCRIPTION 33	5	5 CENT	•	
5.3 CPU REGISTERS 19 6 SUPPLY, RESET AND CLOCK MANAGEMENT 22 6.1 PHASE LOCKED LOOP 22 6.2 MULT-OSCILLATOR (MO) 23 6.3 RESET SEQUENCE MANAGER (RSM) 24 6.3.1 Introduction 24 6.3.2 Asynchronous External RESET pin 24 6.3.3 External Power-On RESET 25 6.4.3 Internal watchdog RESET 25 6.3.4 Internal watchdog RESET 25 6.3.5 Internal Watchdog RESET 25 6.4. SYSTEM INTEGRITY MANAGEMENT (SI) 26 6.4.1 Low Voltage Detector (LVD) 26 6.4.1 Low Voltage Detector (AVD) 27 6.4.3 Clock Security System (CSS) 28 6.4.4 Low Power Modes 28 6.4.5 Register Description 30 7.1 INTRRUPTS AND LOW POWER MODES 32 7.4 CONCURRENT & NESTED MANAGEMENT 32 7.5 INTERRUPT REGISTER DESCRIPTION 33 7.6 EXTERNAL INTERRUPTS 35		5.1		
6 SUPPLY, RESET AND CLOCK MANAGEMENT 22 6.1 PHASE LOCKED LOOP 22 6.2 MULTI-OSCILLATOR (MO) 23 6.3 RESET SEQUENCE MANAGER (RSM) 24 6.3.1 Introduction 24 6.3.2 Asynchronous External RESET pin 24 6.3.3 External Power-On RESET 25 6.3.4 Internal Woltage Detector (LVD) RESET 25 6.3.5 Internal Watchdog RESET 25 6.3.4 Internal Watchdog RESET 25 6.4.3 SYSTEM INTEGRITY MANAGEMENT (SI) 26 6.4.4 Low Voltage Detector (LVD) 26 6.4.4 Low Power Modes 28 6.4.4 Low Power Modes 28 6.4.5 Register Description 29 7 INTERRUPTS 30 31 7.1 INTRODUCTION 30 7.2 MASKING AND PROCESSING FLOW 30 7.3 INTERRUPTS AND LOW POWER MODES 32 7.4 CONCURRENT & NESTED MANAGEMENT 35		5.2	MAIN FEATURES	
6.1 PHASE LOCKED LOOP 22 6.2 MULTI-OSCILLATOR (MO) 23 6.3 RESET SEQUENCE MANAGER (RSM) 24 6.3.1 Introduction 24 6.3.2 Asynchronous External RESET pin 24 6.3.3 External Power-On RESET 25 6.3.4 Internal Worldge Detector (LVD) RESET 25 6.3.5 Internal Watchdog RESET 25 6.4 SYSTEM INTEGRITY MANAGEMENT (SI) 26 6.4.1 Low Voltage Detector (AVD) 27 6.4.3 Clock Security System (CSS) 28 6.4.4 Low Power Modes 28 6.4.5 Register Description 29 7.1 INTERRUPTS 30 7.2 MASKING AND PROCESSING FLOW 30 7.3 INTERRUPT REGISTER DESCRIPTION 33 7.6 EXTERNAL INTERRUPT S 35 7.7 FORCURENT & NESTED MANAGEMENT 32 7.5 INTERRUPT REGISTER DESCRIPTION 33 7.6 EXTERNAL INTERRUPT CONTROL REGISTER (EICR) 37 8.1 INTRODUCTION 39		5.3	CPU REGISTERS	
6.1 PHASE LOCKED LOOP 22 6.2 MULTI-OSCILLATOR (MO) 23 6.3 RESET SEQUENCE MANAGER (RSM) 24 6.3.1 Introduction 24 6.3.2 Asynchronous External RESET pin 24 6.3.3 External Power-On RESET 25 6.3.4 Internal Worldge Detector (LVD) RESET 25 6.3.5 Internal Watchdog RESET 25 6.4 SYSTEM INTEGRITY MANAGEMENT (SI) 26 6.4.1 Low Voltage Detector (AVD) 27 6.4.3 Clock Security System (CSS) 28 6.4.4 Low Power Modes 28 6.4.5 Register Description 29 7.1 INTERRUPTS 30 7.2 MASKING AND PROCESSING FLOW 30 7.3 INTERRUPT REGISTER DESCRIPTION 33 7.6 EXTERNAL INTERRUPT S 35 7.7 FORCURENT & NESTED MANAGEMENT 32 7.5 INTERRUPT REGISTER DESCRIPTION 33 7.6 EXTERNAL INTERRUPT CONTROL REGISTER (EICR) 37 8.1 INTRODUCTION 39	6	6 SUPF	PLY, RESET AND CLOCK MANAGEMENT	
6.3 RESET SEQUENCE MANAGER (RSM) 24 6.3.1 Introduction 24 6.3.2 Asynchronous External RESET pin 24 6.3.3 External Power-On RESET 25 6.3.4 Internal Low Voltage Detector (LVD) RESET 25 6.3.5 Internal Watchdog RESET 25 6.4 SYSTEM INTEGRITY MANAGEMENT (SI) 26 6.4.1 Low Voltage Detector (LVD) 26 6.4.2 Auxiliary Voltage Detector (AVD) 26 6.4.3 Clock Security System (CSS) 28 6.4.4 Low Voltage Detector (AVD) 27 6.4.3 Clock Security System (CSS) 28 6.4.4 Low Voltage Detector (LVD) 26 6.4.5 Register Description 29 7 INTERRUPTS 30 30 7.1 INTRODUCTION 30 7.2 MASKING AND PROCESSING FLOW 30 7.3 INTERRUPT REGISTER DESCRIPTION 33 7.6 EXTERNAL INTERRUPTS 35 7.7 EXTERNAL INTERRUPT CONTROL REGISTER (EICR) 37 8.1 INTRODUCTION				
6.3 RESET SEQUENCE MANAGER (RSM) 24 6.3.1 Introduction 24 6.3.2 Asynchronous External RESET pin 24 6.3.3 External Power-On RESET 25 6.3.4 Internal Low Voltage Detector (LVD) RESET 25 6.3.5 Internal Watchdog RESET 25 6.4 SYSTEM INTEGRITY MANAGEMENT (SI) 26 6.4.1 Low Voltage Detector (LVD) 26 6.4.2 Auxiliary Voltage Detector (AVD) 26 6.4.3 Clock Security System (CSS) 28 6.4.4 Low Voltage Detector (AVD) 27 6.4.3 Clock Security System (CSS) 28 6.4.4 Low Voltage Detector (LVD) 26 6.4.5 Register Description 29 7 INTERRUPTS 30 30 7.1 INTRODUCTION 30 7.2 MASKING AND PROCESSING FLOW 30 7.3 INTERRUPT REGISTER DESCRIPTION 33 7.6 EXTERNAL INTERRUPTS 35 7.7 EXTERNAL INTERRUPT CONTROL REGISTER (EICR) 37 8.1 INTRODUCTION		6.2	MULTI-OSCILLATOR (MO)	
6.3.1 Introduction 24 6.3.2 Asynchronous External RESET pin 24 6.3.3 External Power-On RESET 25 6.3.4 Internal Low Voltage Detector (LVD) RESET 25 6.3.5 Internal Watchdog RESET 25 6.4 SYSTEM INTEGRITY MANAGEMENT (SI) 26 6.4.1 Low Voltage Detector (LVD) 26 6.4.2 Auxiliary Voltage Detector (LVD) 26 6.4.3 Clock Security System (CSS) 28 6.4.4 Low Power Modes 28 6.4.5 Register Description 29 7 INTERRUPTS 30 7.1 INTRODUCTION 30 7.2 MASKING AND PROCESSING FLOW 30 7.3 INTERRUPT AND LOW POWER MODES 32 7.4 CONCURRENT & NESTED MANAGEMENT 32 7.5 INTERRUPT REGISTER DESCRIPTION 33 7.6 EXTERNAL INTERRUPT CONTROL REGISTER (EICR) 37 8 Aving Modes 39 8.1 INTERQUPT CONTROL REGISTER (EICR) 39 8.1 INTERQUPTION 39 <th></th> <th>6.3</th> <th></th> <th></th>		6.3		
6.3.2 Asynchronous External RESET pin 24 6.3.3 External Power-On RESET 25 6.3.4 Internal Low Voltage Detector (LVD) RESET 25 6.3.5 Internal Watchdog RESET 26 6.4 SYSTEM INTEGRITY MANAGEMENT (SI) 26 6.4.1 Low Voltage Detector (LVD) 26 6.4.2 Auxiliary Voltage Detector (AVD) 27 6.4.3 Clock Security System (CSS) 28 6.4.4 Low Power Modes 28 6.4.5 Register Description 29 7 INTERRUPTS 30 7.1 INTRODUCTION 30 7.2 MASKING AND PROCESSING FLOW 30 7.3 INTERRUPTS AND LOW POWER MODES 32 7.4 CONCURRENT & NESTED MANAGEMENT 32 7.5 INTERRUPTS CONTROL REGISTER (EICR) 33 7.6 EXTERNAL INTERRUPTS 35 7.7 EXTERNAL INTERRUPT CONTROL REGISTER (EICR) 37 8 POWER SAVING MODES 39 8.1 INTRODUCTION 39 8.2 SLOW MODE 39 <				
6.3.4 Internal Low Voltage Detector (LVD) RESET 25 6.3.5 Internal Watchdog RESET 25 6.4 SYSTEM INTEGRITY MANAGEMENT (SI) 26 6.4.1 Low Voltage Detector (LVD) 26 6.4.2 Auxiliary Voltage Detector (AVD) 27 6.4.3 Clock Security System (CSS) 28 6.4.4 Low Power Modes 28 6.4.5 Register Description 29 7 INTERRUPTS 30 7.1 INTRODUCTION 30 7.2 MASKING AND PROCESSING FLOW 30 7.3 INTERRUPTS AND LOW POWER MODES 32 7.4 CONCURRENT & NESTED MANAGEMENT 32 7.5 INTERRUPT REGISTER DESCRIPTION 33 7.6 EXTERNAL INTERRUPTS 35 7.6.1 I/O Port Interrupt Sensitivity 35 7.7 EXTERNAL INTERRUPT CONTROL REGISTER (EICR) 37 8.0 WODE 39 8.1 INTRODUCTION 39 8.2 SLOW MODE 39 8.3 WAIT MODE 40				
6.3.5 Internal Watchdog RESET 25 6.4 SYSTEM INTEGRITY MANAGEMENT (SI) 26 6.4.1 Low Voltage Detector (LVD) 26 6.4.2 Auxiliary Voltage Detector (AVD) 27 6.4.3 Clock Security System (CSS) 28 6.4.4 Low Power Modes 28 6.4.5 Register Description 29 7 INTERRUPTS 30 7.1 INTRODUCTION 30 7.2 MASKING AND PROCESSING FLOW 30 7.3 INTERRUPTS AND LOW POWER MODES 32 7.4 CONCURRENT & NESTED MANAGEMENT 32 7.5 INTERRUPT REGISTER DESCRIPTION 33 7.6 EXTERNAL INTERRUPT S 35 7.6.1 I/O Port Interrupt Sensitivity 35 7.7 EXTERNAL INTERRUPT CONTROL REGISTER (EICR) 37 8POWER SAVING MODES 39 8.1 INTRODUCTION 39 8.2 SLOW MODE 39 8.3 WAIT MODE 40 WWW.DataSheet4U.com				
6.4 SYSTEM INTEGRITY MANAGEMENT (SI) 26 6.4.1 Low Voltage Detector (LVD) 26 6.4.2 Auxiliary Voltage Detector (AVD) 27 6.4.3 Clock Security System (CSS) 28 6.4.4 Low Power Modes 28 6.4.5 Register Description 29 7 INTERRUPTS 30 7.1 INTRODUCTION 30 7.2 MASKING AND PROCESSING FLOW 30 7.3 INTERRUPTS AND LOW POWER MODES 32 7.4 CONCURRENT & NESTED MANAGEMENT 32 7.5 INTERRUPT REGISTER DESCRIPTION 33 7.6 EXTERNAL INTERRUPTS 35 7.7.1 I/O Port Interrupt Sensitivity 35 7.7 EXTERNAL INTERRUPT CONTROL REGISTER (EICR) 37 8 POWER SAVING MODES 39 8.1 INTRODUCTION 39 8.2 SLOW MODE 39 8.3 WAIT MODE 40 WWW.DataSheet4U.com				
6.4.1 Low Voltage Detector (LVD) 26 6.4.2 Auxiliary Voltage Detector (AVD) 27 6.4.3 Clock Security System (CSS) 28 6.4.4 Low Power Modes 28 6.4.5 Register Description 29 7 INTERRUPTS 30 7.1 INTRODUCTION 30 7.2 MASKING AND PROCESSING FLOW 30 7.3 INTERRUPTS AND LOW POWER MODES 32 7.4 CONCURRENT & NESTED MANAGEMENT 32 7.5 INTERRUPT REGISTER DESCRIPTION 33 7.6 EXTERNAL INTERRUPTS 35 7.7.1 INTERRUPT Sensitivity 35 7.6.1 I/O Port Interrupt Sensitivity 35 7.7 EXTERNAL INTERRUPT CONTROL REGISTER (EICR) 37 8 POWER SAVING MODES 39 8.1 INTRODUCTION 39 8.2 SLOW MODE 39 8.3 WAIT MODE 40 WWW.DataSheet4U.com		C 4		
6.4.2 Auxiliary Voltage Detector (AVD) 27 6.4.3 Clock Security System (CSS) 28 6.4.4 Low Power Modes 28 6.4.5 Register Description 29 7 INTERRUPTS 30 7.1 INTRODUCTION 30 7.2 MASKING AND PROCESSING FLOW 30 7.3 INTERRUPTS AND LOW POWER MODES 32 7.4 CONCURRENT & NESTED MANAGEMENT 32 7.5 INTERRUPT REGISTER DESCRIPTION 33 7.6 EXTERNAL INTERRUPTS 35 7.6.1 I/O Port Interrupt Sensitivity 35 7.7 EXTERNAL INTERRUPT CONTROL REGISTER (EICR) 37 8 POWER SAVING MODES 39 8.1 INTRODUCTION 39 8.2 SLOW MODE 39 8.3 WAIT MODE 40 2/156 Xwww.DataSheet4U.com		6.4		
6.4.3 Clock Security System (CSS) 28 6.4.4 Low Power Modes 28 6.4.5 Register Description 29 7 INTERRUPTS 30 7.1 INTERODUCTION 30 7.2 MASKING AND PROCESSING FLOW 30 7.3 INTERRUPTS AND LOW POWER MODES 32 7.4 CONCURRENT & NESTED MANAGEMENT 32 7.5 INTERRUPT REGISTER DESCRIPTION 33 7.6 EXTERNAL INTERRUPTS 35 7.7.6.1 I/O Port Interrupt Sensitivity 35 7.7 EXTERNAL INTERRUPT CONTROL REGISTER (EICR) 37 8 POWER SAVING MODES 39 8.1 INTRODUCTION 39 8.2 SLOW MODE 39 8.3 WAIT MODE 40 2/156 Xwww.DataSheet4U.com Xwww.DataSheet4U.com			•	
6.4.4 Low Power Modes 28 6.4.5 Register Description 29 7 INTERRUPTS 30 7.1 INTRODUCTION 30 7.2 MASKING AND PROCESSING FLOW 30 7.3 INTERRUPTS AND LOW POWER MODES 32 7.4 CONCURRENT & NESTED MANAGEMENT 32 7.5 INTERRUPT REGISTER DESCRIPTION 33 7.6 EXTERNAL INTERRUPTS 35 7.6.1 I/O Port Interrupt Sensitivity 35 7.7 EXTERNAL INTERRUPT CONTROL REGISTER (EICR) 37 8 POWER SAVING MODES 39 8.1 INTRODUCTION 39 8.2 SLOW MODE 39 8.3 WAIT MODE 39 8.3 WAIT MODE 40				
6.4.5 Register Description 29 7 INTERRUPTS 30 7.1 INTRODUCTION 30 7.2 MASKING AND PROCESSING FLOW 30 7.3 INTERRUPTS AND LOW POWER MODES 32 7.4 CONCURRENT & NESTED MANAGEMENT 32 7.5 INTERRUPT REGISTER DESCRIPTION 33 7.6 EXTERNAL INTERRUPTS 35 7.6.1 I/O Port Interrupt Sensitivity 35 7.7 EXTERNAL INTERRUPT CONTROL REGISTER (EICR) 37 8 POWER SAVING MODES 39 8.1 INTRODUCTION 39 8.2 SLOW MODE 39 8.3 WAIT MODE 40 2/156 Xwww.DataSheet4U.com 40				
7.1 INTRODUCTION 30 7.2 MASKING AND PROCESSING FLOW 30 7.3 INTERRUPTS AND LOW POWER MODES 32 7.4 CONCURRENT & NESTED MANAGEMENT 32 7.5 INTERRUPT REGISTER DESCRIPTION 33 7.6 EXTERNAL INTERRUPTS 35 7.7.6 EXTERNAL INTERRUPT CONTROL REGISTER (EICR) 37 8 POWER SAVING MODES 39 8.1 INTRODUCTION 39 8.2 SLOW MODE 39 8.3 WAIT MODE 40 WWW.DataSheet4U.com				
7.2 MASKING AND PROCESSING FLOW 30 7.3 INTERRUPTS AND LOW POWER MODES 32 7.4 CONCURRENT & NESTED MANAGEMENT 32 7.5 INTERRUPT REGISTER DESCRIPTION 33 7.6 EXTERNAL INTERRUPTS 35 7.6.1 I/O Port Interrupt Sensitivity 35 7.7 EXTERNAL INTERRUPT CONTROL REGISTER (EICR) 37 8 POWER SAVING MODES 39 8.1 INTRODUCTION 39 8.2 SLOW MODE 39 8.3 WAIT MODE 40 VWWW. DataSheet4U.com	7	7 INTE	RRUPTS	30
7.3 INTERRUPTS AND LOW POWER MODES 32 7.4 CONCURRENT & NESTED MANAGEMENT 32 7.5 INTERRUPT REGISTER DESCRIPTION 33 7.6 EXTERNAL INTERRUPTS 35 7.7 EXTERNAL INTERRUPT CONTROL REGISTER (EICR) 37 8 POWER SAVING MODES 39 8.1 INTRODUCTION 39 8.2 SLOW MODE 39 8.3 WAIT MODE 40 2/156 WWW.DataSheet4U.com 10		7.1		
7.4 CONCURRENT & NESTED MANAGEMENT 32 7.5 INTERRUPT REGISTER DESCRIPTION 33 7.6 EXTERNAL INTERRUPTS 35 7.7 EXTERNAL INTERRUPT CONTROL REGISTER (EICR) 37 8 POWER SAVING MODES 39 8.1 INTRODUCTION 39 8.2 SLOW MODE 39 8.3 WAIT MODE 40 2/156 WWW.DataSheet4U.com		7.2	MASKING AND PROCESSING FLOW	
7.5 INTERRUPT REGISTER DESCRIPTION 33 7.6 EXTERNAL INTERRUPTS 35 7.6.1 I/O Port Interrupt Sensitivity 35 7.7 EXTERNAL INTERRUPT CONTROL REGISTER (EICR) 37 8 POWER SAVING MODES 39 8.1 INTRODUCTION 39 8.2 SLOW MODE 39 8.3 WAIT MODE 40 2/156 WWW. WWW.DataSheet4U.com		7.3	INTERRUPTS AND LOW POWER MODES	
7.6 EXTERNAL INTERRUPTS 35 7.6.1 I/O Port Interrupt Sensitivity 35 7.7 EXTERNAL INTERRUPT CONTROL REGISTER (EICR) 37 8 POWER SAVING MODES 39 8.1 INTRODUCTION 39 8.2 SLOW MODE 39 8.3 WAIT MODE 40 2/156 www.DataSheet4U.com		7.4	CONCURRENT & NESTED MANAGEMENT	
7.6.1 I/O Port Interrupt Sensitivity 35 7.7 EXTERNAL INTERRUPT CONTROL REGISTER (EICR) 37 8 POWER SAVING MODES 39 8.1 INTRODUCTION 39 8.2 SLOW MODE 39 8.3 WAIT MODE 40 2/156 WWW. WWW.DataSheet4U.com		7.5	INTERRUPT REGISTER DESCRIPTION	
\$	_	7.6	EXTERNAL INTERRUPTS	
\$	L L		7.6.1 I/O Port Interrupt Sensitivity	
\$	3	7.7		
\$		8 POW	ER SAVING MODES	
\$	4	8.1		
\$	Э́г	8.2	SLOW MODE	
\$	Ö	8.3	WAIT MODE	40
\$	Ž			
\$	S	0/450		G
\$		2/100		
\$	õ			WWW.
\$	~		MAMAA DataSheet/LL.com	
Www.Da	\leq			
	DataSheet4U.	.com		www.Da

www.DataSheet4U.com

57

8.4	ACTIVE-HALT AND HALT MODES	41
	8.4.1 ACTIVE-HALT MODE	41
	8.4.2 HALT MODE	
9 I/O F	DRTS	
9.1		44
9.2	FUNCTIONAL DESCRIPTION	44
	9.2.1 Input Modes	
	9.2.2 Output Modes	
	9.2.3 Alternate Functions	
9.3	I/O PORT IMPLEMENTATION	
9.4	LOW POWER MODES	
9.5	INTERRUPTS	47
	9.5.1 I/O Port Implementation	
	CHIP PERIPHERALS	
10.	WATCHDOG TIMER (WDG)	50
	10.1.1 Introduction	
	10.1.2 Main Features	
	10.1.3 Functional Description	
	10.1.4 How to Program the Watchdog Timeout	
	10.1.5 Low Power Modes 10.1.6 Hardware Watchdog Option	
	10.1.7 Using Halt Mode with the WDG (WDGHALT option)	
	10.1.8 Interrupts	
10.	10.1.9 Register Description	53
10.	10.1.9 Register Description	53 55
10.	10.1.9 Register Description	53 55 55
10.	10.1.9 Register Description MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) 10.2.1 Programmable CPU Clock Prescaler	53 55 55 55
10.	10.1.9 Register Description MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) 10.2.1 Programmable CPU Clock Prescaler 10.2.2 Clock-out Capability 10.2.3 Real Time Clock Timer (RTC) 10.2.4 Beeper	53 55 55 55 55 55
10.	10.1.9 Register Description MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) 10.2.1 Programmable CPU Clock Prescaler 10.2.2 Clock-out Capability 10.2.3 Real Time Clock Timer (RTC) 10.2.4 Beeper 10.2.5 Low Power Modes	53 55 55 55 55 55 55 56
10.	10.1.9 Register Description MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) 10.2.1 Programmable CPU Clock Prescaler 10.2.2 Clock-out Capability 10.2.3 Real Time Clock Timer (RTC) 10.2.4 Beeper 10.2.5 Low Power Modes 10.2.6 Interrupts	53 55 55 55 55 55 56 56
	10.1.9 Register Description MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) 10.2.1 Programmable CPU Clock Prescaler 10.2.2 Clock-out Capability 10.2.3 Real Time Clock Timer (RTC) 10.2.4 Beeper 10.2.5 Low Power Modes 10.2.6 Interrupts 10.2.7 Register Description	53 55 55 55 55 55 56 56 56
	10.1.9 Register Description MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC)10.2.1 Programmable CPU Clock Prescaler 10.2.2 Clock-out Capability10.2.3 Real Time Clock Timer (RTC)10.2.4 Beeper 10.2.5 Low Power Modes10.2.6 Interrupts 10.2.7 Register Description 16-BIT TIMER	53 55 55 55 55 55 56 56 56 58
	10.1.9 Register Description MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) 10.2.1 Programmable CPU Clock Prescaler 10.2.2 Clock-out Capability 10.2.3 Real Time Clock Timer (RTC) 10.2.4 Beeper 10.2.5 Low Power Modes 10.2.6 Interrupts 10.2.7 Register Description 16-BIT TIMER 10.3.1 Introduction	53 55 55 55 55 56 56 56 58 58
	10.1.9 Register Description MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) 10.2.1 Programmable CPU Clock Prescaler 10.2.2 Clock-out Capability 10.2.3 Real Time Clock Timer (RTC) 10.2.4 Beeper 10.2.5 Low Power Modes 10.2.6 Interrupts 10.2.7 Register Description 16-BIT TIMER 10.3.1 Introduction 10.3.2 Main Features	53 55 55 55 55 55 56 56 56 58 58 58
	10.1.9 Register Description MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) 10.2.1 Programmable CPU Clock Prescaler 10.2.2 Clock-out Capability 10.2.3 Real Time Clock Timer (RTC) 10.2.4 Beeper 10.2.5 Low Power Modes 10.2.6 Interrupts 10.2.7 Register Description 16-BIT TIMER 10.3.1 Introduction 10.3.2 Main Features 10.3.3 Functional Description	53 55 55 55 55 55 56 56 56 58 58 58 58
	10.1.9 Register Description MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC)10.2.1 Programmable CPU Clock Prescaler 10.2.2 Clock-out Capability10.2.3 Real Time Clock Timer (RTC)10.2.4 Beeper 10.2.5 Low Power Modes10.2.6 Interrupts 10.2.7 Register Description 16-BIT TIMER10.3.1 Introduction 10.3.2 Main Features 10.3.3 Functional Description 10.3.4 Low Power Modes	53 55 55 55 55 55 56 56 56 58 58 58 58 58 70
	10.1.9 Register Description MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) 10.2.1 Programmable CPU Clock Prescaler 10.2.2 Clock-out Capability 10.2.3 Real Time Clock Timer (RTC) 10.2.4 Beeper 10.2.5 Low Power Modes 10.2.6 Interrupts 10.2.7 Register Description 16-BIT TIMER 10.3.1 Introduction 10.3.2 Main Features 10.3.3 Functional Description	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
10.	10.1.9 Register Description MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) 10.2.1 Programmable CPU Clock Prescaler 10.2.2 Clock-out Capability 10.2.3 Real Time Clock Timer (RTC) 10.2.4 Beeper 10.2.5 Low Power Modes 10.2.6 Interrupts 10.2.7 Register Description 16-BIT TIMER 10.3.1 Introduction 10.3.2 Main Features 10.3.3 Functional Description 10.3.4 Low Power Modes 10.3.5 Interrupts 10.3.6 Summary of Timer modes 10.3.7 Register Description	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
10.	10.1.9 Register DescriptionMAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC)10.2.1 Programmable CPU Clock Prescaler10.2.2 Clock-out Capability10.2.3 Real Time Clock Timer (RTC)10.2.4 Beeper10.2.5 Low Power Modes10.2.6 Interrupts10.2.7 Register Description16-BIT TIMER10.3.1 Introduction10.3.2 Main Features10.3.3 Functional Description10.3.4 Low Power Modes10.3.5 Interrupts10.3.6 Summary of Timer modes	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
10.	10.1.9 Register Description MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) 10.2.1 Programmable CPU Clock Prescaler 10.2.2 Clock-out Capability 10.2.3 Real Time Clock Timer (RTC) 10.2.4 Beeper 10.2.5 Low Power Modes 10.2.6 Interrupts 10.2.7 Register Description 16-BIT TIMER 10.3.1 Introduction 10.3.2 Main Features 10.3.3 Functional Description 10.3.4 Low Power Modes 10.3.5 Interrupts 10.3.6 Summary of Timer modes 10.3.7 Register Description	53 55 55 55 55 55 56 56 58 58 58 58 58 70 70 71 77
10.	10.1.9 Register Description MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) 10.2.1 Programmable CPU Clock Prescaler 10.2.2 Clock-out Capability 10.2.3 Real Time Clock Timer (RTC) 10.2.4 Beeper 10.2.5 Low Power Modes 10.2.6 Interrupts 10.2.7 Register Description 16-BIT TIMER 10.3.1 Introduction 10.3.2 Main Features 10.3.3 Functional Description 10.3.4 Low Power Modes 10.3.5 Interrupts 10.3.6 Summary of Timer modes 10.3.7 Register Description SERIAL PERIPHERAL INTERFACE (SPI) 10.4.1 Introduction	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
10.	10.1.9 Register Description MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) 10.2.1 Programmable CPU Clock Prescaler 10.2.2 Clock-out Capability 10.2.3 Real Time Clock Timer (RTC) 10.2.4 Beeper 10.2.5 Low Power Modes 10.2.6 Interrupts 10.2.7 Register Description 16-BIT TIMER 10.3.1 Introduction 10.3.2 Main Features 10.3.3 Functional Description 10.3.4 Low Power Modes 10.3.5 Interrupts 10.3.6 Summary of Timer modes 10.3.7 Register Description 10.3.6 Summary of Timer modes 10.3.7 Register Description 10.3.6 Summary of Timer modes 10.3.7 Register Description 0.3.7 Register Description 0.4.1 Introduction 10.4.1 Introduction 10.4.2 Main Features 10.4.3 General Description	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
10.	10.1.9 Register Description MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) 10.2.1 Programmable CPU Clock Prescaler 10.2.2 Clock-out Capability 10.2.3 Real Time Clock Timer (RTC) 10.2.4 Beeper 10.2.5 Low Power Modes 10.2.6 Interrupts 10.2.7 Register Description 16-BIT TIMER 10.3.1 Introduction 10.3.2 Main Features 10.3.3 Functional Description 10.3.4 Low Power Modes 10.3.5 Interrupts 10.3.6 Summary of Timer modes 10.3.7 Register Description SERIAL PERIPHERAL INTERFACE (SPI) 10.4.1 Introduction 10.4.2 Main Features 10.4.3 General Description 10.4.4 Clock Phase and Clock Polarity	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
10.	10.1.9 Register Description MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) 10.2.1 Programmable CPU Clock Prescaler 10.2.2 Clock-out Capability 10.2.3 Real Time Clock Timer (RTC) 10.2.4 Beeper 10.2.5 Low Power Modes 10.2.6 Interrupts 10.2.7 Register Description 16-BIT TIMER 10.3.1 Introduction 10.3.2 Main Features 10.3.3 Functional Description 10.3.4 Low Power Modes 10.3.5 Interrupts 10.3.6 Summary of Timer modes 10.3.7 Register Description 10.3.6 Summary of Timer modes 10.3.7 Register Description 10.3.6 Summary of Timer modes 10.3.7 Register Description 0.3.7 Register Description 0.4.1 Introduction 10.4.1 Introduction 10.4.2 Main Features 10.4.3 General Description	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

www.DataSheet4U.com

57

DataSheet4U	.com	w.Da
w.DataSheet4U.com	www.DataSheet4U.com	
)ai	1	AWA.
S	4/156	4
Sh.		
0	12.4.3 RUN and SLOW Modes (ROM devices)	120
t	12.4.2 WAIT and SLOW WAIT Modes (Flash devices)	
\supset	12.4.1 RUN and SLOW Modes (Flash devices)	
Ŏ	12.3.4 Auxiliary Voltage Detector (AVD) Thresholds	
0	12.3.3 Operating Conditions with Low Voltage Detector (LVD)	
Z	12.3.2 General Operating Conditions for low voltage ROM and Flash devices (planned)	
	12.3.1 General Operating Conditions (standard voltage ROM and Flash devices)	
	12.2.3 Thermal Characteristics	
	12.2.2 Current Characteristics	
	12.2.1 Voltage Characteristics	113
	12.2 ABSOLUTE MAXIMUM RATINGS	
	12.1.4 Loading capacitor	
	12.1.3 Typical curves	
	12.1.2 Typical values	
	12.1.1 Minimum and Maximum values	
	12.1 PARAMETER CONDITIONS	
	12 ELECTRICAL CHARACTERISTICS	
	11.1.7 Relative mode (Direct, Indirect)	
	11.1.6 Indirect Indexed (Short, Long)	
	11.1.5 Indirect (Short, Long)	107
	11.1.3 Direct	
	11.1.2 Immediate	
	11.1.1 Inherent	
	11.1 ST7 ADDRESSING MODES	
	11 INSTRUCTION SET	
	10.6.5 Interrupts	
	10.6.4 Low Power Modes	
	10.6.3 Functional Description	
	10.6.1 Introduction	
	10.6 10-BIT A/D CONVERTER (ADC)	
	10.5.7 Register Description	. 96
	10.5.6 Interrupts	
	10.5.4 Functional Description	
	10.5.3 General Description	
	10.5.2 Main Features	
	10.5 SERIAL COMMUNICATIONS INTERFACE (SCI)	
	10.4.8 Register Description	
	10.4.7 Interrupts	. 84

57

12.4.4 WAIT and SLOW WAIT Modes (ROM devices)	120
12.4.5 HALT and ACTIVE-HALT Modes	121
12.4.6 Supply and Clock Managers	
12.4.7 On-Chip Peripherals	122
12.5 CLOCK AND TIMING CHARACTERISTICS	123
12.5.1 General Timings	
12.5.2 External Clock Source	
12.5.3 Crystal and Ceramic Resonator Oscillators	
12.5.4 RC Oscillators	
12.5.5 Clock Security System (CSS)	
12.5.6 PLL Characteristics	127
12.6.1 RAM and Hardware Registers	
12.6.2 FLASH Memory	
12.7.1 Functional EMS	
12.7.3 Absolute Electrical Sensitivity	
12.7.4 ESD Pin Protection Strategy	
12.8 I/O PORT PIN CHARACTERISTICS	134
12.8.1 General Characteristics	
12.8.2 Output Driving Current	
12.9 CONTROL PIN CHARACTERISTICS	
12.9.1 Asynchronous RESET Pin	137
12.9.2 ICCSEL/VPP Pin	
12.10 TIMER PERIPHERAL CHARACTERISTICS	138
12.10.116-Bit Timer	138
12.11 COMMUNICATION INTERFACE CHARACTERISTICS	139
12.11.1SPI - Serial Peripheral Interface	139
12.12 10-BIT ADC CHARACTERISTICS	141
12.12.1ADC Accuracy	143
13 PACKAGE CHARACTERISTICS	144
13.1 PACKAGE MECHANICAL DATA	144
13.2 THERMAL CHARACTERISTICS	146
13.3 SOLDERING AND GLUEABILITY INFORMATION	147
14 ST72324J/K DEVICE CONFIGURATION AND ORDERING INFORMATION	148
14.1 FLASH OPTION BYTES	148
14.2 DEVICE ORDERING INFORMATION AND TRANSFER OF CUSTOMER CODE	150
14.3 DEVELOPMENT TOOLS	
14.3.1 Socket and Emulator Adapter Information	
14.4 ST7 APPLICATION NOTES	
14.5 TO GET MORE INFORMATION	
15 SUMMARY OF CHANGES	



1 INTRODUCTION

The ST72324K and ST72324J devices are members of the ST7 microcontroller family. They can be grouped as follows:

- The 32-pin ST72324K devices are designed for mid-range applications
- The 42/44-pin ST72324J devices target the same range of applications requiring more than 24 I/O ports.

All devices are based on a common industrystandard 8-bit core, featuring an enhanced instruction set and are available with FLASH or ROM program memory.

Under software control, all devices can be placed in WAIT, SLOW, ACTIVE-HALT or HALT mode, reducing power consumption when the application is in idle or stand-by state.

The enhanced instruction set and addressing modes of the ST7 offer both power and flexibility to software developers, enabling the design of highly efficient and compact application code. In addition to standard 8-bit data management, all ST7 microcontrollers feature true bit manipulation, 8x8 unsigned multiplication and indirect addressing modes.




Figure 1. Device Block Diagram


6/156


www.DataSheet4U.com

www.DataSheet4U.com

DataSheet4U.com

2 PIN DESCRIPTION





www.DataSheet4U.com

DataSheet4U.com

57

PIN DESCRIPTION (Cont'd)

Figure 3. 32-Pin SDIP Package Pinout





Figure 4. 32-Pin TQFP 7x7 Package Pinout



8/156

57

www.DataSheet4U.com

DataSheet4U.com

)ataSheet4U.com

U.com

PIN DESCRIPTION (Cont'd)

For external pin connection guidelines, refer to See "ELECTRICAL CHARACTERISTICS" on page 112.

Legend / Abbreviations for Table 1:

Type:

www.DataSheet4U.com

I = input, O = output, S = supply

Input level: A = Dedicated analog input

Port and control configuration:

float = floating, wpu = weak pull-up, int = interrupt $^{1)}$, ana = analog - Input:

 $OD = open drain^{2}$, PP = push-pull- Output:

Refer to "I/O PORTS" on page 44 for more details on the software configuration of the I/O ports.

The RESET configuration of each pin is shown in bold. This configuration is valid as long as the device is in reset state.

	Pin	n°				Le	evel			Ρ	ort			Main			
P44	42	⊃ 32	32	Pin Name	Type	ut	out		Inp	out		Out	tput	function (after	Alternate	Function	
TQFP44	SDIP42	TQFP32	SDIP32		F	Input	Output	float	ndm	int	ana	OD	Ч	reset)			
6	1	30	1	PB4 (HS)	I/O	C_T	HS	Х	е	i3		Х	Х	Port B4			
7	2	31	2	PD0/AIN0	I/O	C_T		Х	Х		Х	Х	Х	Port D0	ADC Analog	Input 0	
8	3	32	3	PD1/AIN1	I/O	C_T		Х	Х		Х	Х	Х	Port D1	ADC Analog	Input 1	
9	4			PD2/AIN2	I/O	C_{T}		Х	Х		Х	Х	Х	Port D2	ADC Analog	Input 2	
10	5			PD3/AIN3	I/O	C_T		Χ	Х		Х	Х	Х	Port D3	ADC Analog	Input 3	
11	6			PD4/AIN4	I/O	C_{T}		Х	Х		Х	Х	Х	Port D4	ADC Analog	Input 4	
12	7			PD5/AIN5	I/O	C_T		Х	Х		Х	Х	Х	Port D5	ADC Analog Input 5		
13	8	1	4	V _{AREF}	S									Analog R	eference Voltage for ADC		
14	9	2	5	V _{SSA}	S									Analog G	Ground Voltage		
15	10	3	6	PF0/MCO/AIN8	I/O	CT		х	е	i1		х	х	Port F0	Main clock out (f _{OSC} /2)	ADC Analog Input 8	
16	11	4	7	PF1 (HS)/BEEP	I/O	C_{T}	HS	Х	е	i1		Х	Х	Port F1	Beep signal of	output	
17	12			PF2 (HS)	I/O	C_{T}	HS	Х		ei1		Х	Х	Port F2	•		
18	13	5	8	PF4/OCMP1_A/ AIN10	I/O	CT		x	х		х	х	x	Port F4	Timer A Out- put Com- pare 1	ADC Analog Input 10	
19	14	6	9	PF6 (HS)/ICAP1_A	I/O	C_T	HS	Х	Х			Х	Х	Port F6	Timer A Input	t Capture 1	
20	15	7	10	PF7 (HS)/ EXTCLK_A	I/O	C _T	HS	х	Х			х	х	Port F7	Timer A Exte Source	rnal Clock	
21				V _{DD_0}	S									Digital Ma	ain Supply Vol	tage	
22				V _{SS_0}	S									Digital G	round Voltage		
23	16	8	11	PC0/OCMP2_B/ AIN12	I/O	CT		x	х		х	х	х	Port C0	Timer B Out- put Com- pare 2	ADC Analog Input 12	

Table 1. Device Pin Description

www.DataSheet4U.com

DataSheet4U.com

<u>ل</u>حک

	Pin	n°				Le	evel			Ρ	ort			Main				
244	42	°32	32	Pin Name	Type	ut	out		Inp	out		Out	put	function (after	Alternate	Function		
TQFP44	SDIP42	TQFP32	SDIP32		F	Input	Output	float	ndw	int	ana	ОD	РР	reset)				
24	17	9	12	PC1/OCMP1_B/ AIN13	I/O	CT		x	х		x	х	х	Port C1	Port C1 Timer B Out- put Com- pare 1 ADC Analog Input 13			
25	18	10	13	PC2 (HS)/ICAP2_B	I/O	C_T	HS	Х	Х			Х	Х	Port C2	Timer B Inpu	t Capture 2		
26	19	11	14	PC3 (HS)/ICAP1_B	I/O	C_T	HS	Х	Х			Х	Х	Port C3	Timer B Inpu	t Capture 1		
27	20	12	15	PC4/MISO/ICCDA- TA	I/O	CT		x	х			х	х	Port C4	SPI Master			
28	21	13	16	PC5/MOSI/AIN14	I/O	CT		x	х		х	х	Х	Port C5	SPI Master Out / Slave In Data	ADC Analog Input 14		
29	22	14	17	PC6/SCK/ICCCLK	I/O	CT		х	Х			х	х	Port C6	SPI Serial Clock	ICC Clock Output		
30	23	15	18	PC7/SS/AIN15	I/O	C _T		x	х		х	х	Х	Port C7	SPI Slave Select (ac- tive low)	ADC Analog Input 15		
31	24	16	19	PA3 (HS)	I/O	C_{T}	HS	Х		ei0		Х	Х	Port A3				
32	25			V _{DD_1}	S									Digital Main Supply Voltage				
33	26			V _{SS_1}	S									Digital Ground Voltage				
34	27	17	20	PA4 (HS)	I/O	C_{T}	HS	Х	Х			Х	Х	Port A4	Port A4			
35	28			PA5 (HS)	I/O	C_T	HS	Х	Х			Х	Х	Port A5				
36	29	18	21	PA6 (HS)	I/O	C_T	HS	Х				Т		Port A6 ¹	Port A6 ¹⁾			
37	30	19	22	PA7 (HS)	I/O	C_T	HS	Х				Т		Port A7 ¹)			
38	31	20	23	V _{PP} /ICCSEL	I									gramming programm Section 1	Must be tied low. In the flash pro- gramming mode, this pin acts as the programming voltage input V_{PP} . See Section 12.9.2 for more details. High voltage must not be applied to ROM			
39		21		RESET	I/O	C_{T}								Top prior	ity non maska	ble interrupt.		
40	33	22	25	V _{SS_2}	S									Digital Gr	ound Voltage			
41	34	23	26	OSC2	0										or oscillator inv input for RC o	erter output or oscillator		
42	35	24	27	OSC1	I										verter input or	Resonator os- resistor input		
43	36			V _{DD_2}	S									Digital Ma	ain Supply Vol	tage		
44	37	26		PE0/TDO	I/O	C_T		Х	Х			Х	Х	Port E0	SCI Transmit	Data Out		
1	38	27		PE1/RDI	I/O	C_T		Х	Х			Х	Х	Port E1	SCI Receive	Data In		
2	39	28	31	PB0	I/O	C_T		Х	е	i2		Х	Х	Port B0				
3	40			PB1	I/O	C_T		Х		i2		Х	Х	Port B1				
4	41			PB2	I/O	C_T		Х	е	i2		Х	Х	Port B2				
5	42	29	32	PB3	I/O	C_{T}		Х		ei2		Х	Х	Port B3				

www.DataSheet4U.com

www.DataSheet4U.com

10/156



Notes:

1. In the interrupt input column, "eiX" defines the associated external interrupt vector. If the weak pull-up column (wpu) is merged with the interrupt column (int), then the I/O configuration is pull-up interrupt input, else the configuration is floating interrupt input.

2. In the open drain output column, "T" defines a true open drain I/O (P-Buffer and protection diode to V_{DD} are not implemented). See See "I/O PORTS" on page 44. and Section 12.8 I/O PORT PIN CHARACTER-ISTICS for more details.

3. OSC1 and OSC2 pins connect a crystal/ceramic resonator, an RC oscillator, or an external source to the on-chip oscillator; see Section 1 INTRODUCTION and Section 12.5 CLOCK AND TIMING CHARAC-TERISTICS for more details.

4. On the chip, each I/O port has 8 pads. Pads that are not bonded to external pins are in input pull-up configuration after reset. The configuration of these pads must be kept at reset state to avoid added current consumption.



ww.DataSheet4U.com

11/156

www.DataSheet4U.com

3 REGISTER & MEMORY MAP


As shown in Figure 5, the MCU is capable of addressing 64K bytes of memories and I/O registers.

The available memory locations consist of 128 bytes of register locations, up to 1024 bytes of RAM and up to 32 Kbytes of user program memo-

ry. The RAM space includes up to 256 bytes for the stack from 0100h to 01FFh.

The highest address bytes contain the user reset and interrupt vectors.

Figure 5. Memory Map



12/156



www.DataSheet4U.com

Table 2. Hardware Register Map

Addre	ss	Block	Register Label	Register Name	Reset Status	Remark
0000 0001 0002	h	Port A ²⁾	PADR PADDR PAOR	Port A Data Register Port A Data Direction Register Port A Option Register	00h ¹⁾ 00h 00h	R/W R/W R/W
0003 0004 0005	h	Port B	PBDR PBDDR PBOR	Port B Data Register Port B Data Direction Register Port B Option Register	00h ¹⁾ 00h 00h	R/W R/W R/W
0006 0007 0008	h	Port C	PCDR PCDDR PCOR	Port C Data Register Port C Data Direction Register Port C Option Register	00h ¹⁾ 00h 00h	R/W R/W R/W
0009 000A 000B	h	Port D ²⁾	PDDR PDDDR PDOR	Port D Data Register Port D Data Direction Register Port D Option Register	00h ¹⁾ 00h 00h	R/W R/W R/W
000C 000D 000E	h	Port E ²⁾	PEDR PEDDR PEOR	Port E Data Register Port E Data Direction Register Port E Option Register	00h ¹⁾ 00h 00h	R/W R/W ²⁾ R/W ²⁾
000F 0010 0011	h	Port F ²⁾	PFDR PFDDR PFOR	Port F Data Register Port F Data Direction Register Port F Option Register	00h ¹⁾ 00h 00h	R/W R/W R/W
0012 to 0020				Reserved Area (15 Bytes)		
0021 0022 0023	h	SPI	SPIDR SPICR SPICSR	SPI Data I/O Register SPI Control Register SPI Control/Status Register	xxh 0xh 00h	R/W R/W R/W
0024 0025 0026 0027	h h	ITC	ISPR0 ISPR1 ISPR2 ISPR3	Interrupt Software Priority Register 0 Interrupt Software Priority Register 1 Interrupt Software Priority Register 2 Interrupt Software Priority Register 3	FFh FFh FFh FFh	R/W R/W R/W R/W
0028	h		EICR	External Interrupt Control Register	00h	R/W
0029	h	FLASH	FCSR	Flash Control/Status Register	00h	R/W
002A	h V	ATCHDOG	WDGCR	Watchdog Control Register	7Fh	R/W
002B	h		SICSR	System Integrity Control/Status Register	000x 000x b	R/W
1		MCC	MCCSR MCCBCR	Main Clock Control / Status Register Main Clock Controller: Beep Control Register	00h 00h	R/W R/W
002C 002D	h					

0031h 0032h 0033h		Label	Register Name	Reset Status	Remark
0032h 0033h		TACR2	Timer A Control Register 2	00h	R/W
0033h		TACR2	Timer A Control Register 1	00h	R/W
		TACSR	Timer A Control/Status Register	xxh	R/W
0034h		TAIC1HR	Timer A Input Capture 1 High Register	xxh	Read Onl
0035h		TAIC1LR	Timer A Input Capture 1 Low Register	xxh	Read Onl
0036h		TAOC1HR	Timer A Output Compare 1 High Register	80h	R/W
0037h		TAOC1LR	Timer A Output Compare 1 Low Register	00h	R/W
0038h	TIMER A	TACHR	Timer A Counter High Register	FFh	Read Onl
0039h		TACLR	Timer A Counter Low Register	FCh	Read Onl
003Ah		TAACHR	Timer A Alternate Counter High Register	FFh	Read Onl
003Bh		TAACLR	Timer A Alternate Counter Low Register	FCh	Read Onl
003Ch		TAIC2HR	Reserved ³	1.011	rioud offi
003Dh		TAIC2LR	Reserved ³		
003Eh			Reserved ³		
		TAOC2HR			
003Fh		TAOC2LR	Reserved ³		
0040h			Reserved Area (1 Byte)	1	
0041h		TBCR2	Timer B Control Register 2	00h	R/W
0042h		TBCR1	Timer B Control Register 1	00h	R/W
0043h		TBCSR	Timer B Control/Status Register	xxh	R/W
0044h		TBIC1HR	Timer B Input Capture 1 High Register	xxh	Read Onl
0045h		TBIC1LR	Timer B Input Capture 1 Low Register	xxh	Read Onl
0046h		TBOC1HR	Timer B Output Compare 1 High Register	80h	R/W
0047h		TBOC1LR	Timer B Output Compare 1 Low Register	00h	R/W
0048h	TIMER B	TBCHR	Timer B Counter High Register	FFh	Read Onl
0040h		TBCLR	Timer B Counter Low Register	FCh	Read Onl
004911 004Ah		TBACHR	Timer B Alternate Counter High Register	FFh	Read Onl
004An 004Bh		TBACHR	Timer B Alternate Counter Low Register	FCh	
					Read Onl
004Ch		TBIC2HR	Timer B Input Capture 2 High Register	xxh	Read Onl
004Dh		TBIC2LR	Timer B Input Capture 2 Low Register	xxh	Read Onl
004Eh 004Fh		TBOC2HR TBOC2LR	Timer B Output Compare 2 High Register Timer B Output Compare 2 Low Register	80h 00h	R/W R/W
0050h		SCISR	SCI Status Register	C0h	Read Onl
0051h		SCIDR	SCI Data Register	xxh	R/W
0052h		SCIBRR	SCI Baud Rate Register	00xx xxxxb	R/W
0053h		SCICR1	SCI Control Register 1	xxh	R/W
0054h	SCI	SCICR2	SCI Control Register 2	00h	R/W
0055h		SCIERPR	SCI Extended Receive Prescaler Register	00h	R/W
0056h 0057h		SCIETPR	Reserved area SCI Extended Transmit Prescaler Register	 00h	R/W
0070h		ADCCSR	Control/Status Register	00h	R/W
0071h	ADC	ADCDRH	Data High Register	xxh	Read Onl
0072h		ADCDRL	Data Low Register	0000 00xxb	Read Onl
0073h 007Eh		-	Reserved Area (13 Bytes)		

Notes:

1. The contents of the I/O port DR registers are readable only in output configuration. In input configuration, the values of the I/O pins are returned instead of the DR register contents.

2. The bits associated with unavailable pins must always keep their reset value.

3. These registers and the ICF2 and OCF2 flags are not present in the ST72324 but are present in the emulator. For compatibility with the emulator, it is recommended to perform a dummy access (read or write) to the TAIC2LR and TAOC2LR registers to clear the interrupt flags.



15/156

www.DataSheet4U.com

DataSheet4U.com

4 FLASH PROGRAM MEMORY

4.1 Introduction

ST72324J/K

The ST7 dual voltage High Density Flash

(HDFlash) is a non-volatile memory that can be electrically erased as a single block or by individual sectors and programmed on a Byte-by-Byte basis using an external V_{PP} supply.

The HDFlash devices can be programmed and erased off-board (plugged in a programming tool) or on-board using ICP (In-Circuit Programming) or IAP (In-Application Programming).

The array matrix organisation allows each sector to be erased and reprogrammed without affecting other sectors.

4.2 Main Features

- Three Flash programming modes:
 - Insertion in a programming tool. In this mode, all sectors including option bytes can be programmed or erased.
 - ICP (In-Circuit Programming). In this mode, all sectors including option bytes can be programmed or erased without removing the device from the application board.
 - IAP (In-Application Programming) In this mode, all sectors except Sector 0, can be programmed or erased without removing the device from the application board and while the application is running.
- ICT (In-Circuit Testing) for downloading and executing user application test patterns in RAM
- Read-out protection against piracy
- Register Access Security System (RASS) to prevent accidental programming or erasing

4.3 Structure

The Flash memory is organised in sectors and can be used for both code and data storage.

Figure 6. Memory Map and Sector Address

Depending on the overall Flash memory size in the microcontroller device, there are up to three user sectors (see Table 3). Each of these sectors can be erased independently to avoid unnecessary erasing of the whole Flash memory when only a partial erasing is required.

The first two sectors have a fixed size of 4 Kbytes (see Figure 6). They are mapped in the upper part of the ST7 addressing space so the reset and interrupt vectors are located in Sector 0 (F000h-FFFFh).

Table 3. Sectors available in Flash devices

Flash Size (bytes)	Available Sectors
4K	Sector 0
8K	Sectors 0,1
> 8K	Sectors 0,1, 2


4.3.1 Read-out Protection

Read-out protection, when selected, makes it impossible to extract the memory content from the microcontroller, thus preventing piracy. Even ST cannot access the user code.

In flash devices, this protection is removed by reprogramming the option. In this case, the entire program memory is first automatically erased.

Read-out protection selection depends on the device type:

- In Flash devices it is enabled and removed through the FMP_R bit in the option byte.
- In ROM devices it is enabled by mask option specified in the Option List.







FLASH PROGRAM MEMORY (Cont'd)


4.4 ICC Interface

ICC needs a minimum of 4 and up to 6 pins to be connected to the programming tool (see Figure 7). These pins are:

- RESET: device reset
- V_{SS}: device power supply ground

Figure 7. Typical ICC Interface

- ICCCLK: ICC output serial clock pin
- ICCDATA: ICC input/output serial data pin
- ICCSEL/V_{PP}: programming voltage
- OSC1(or OSCIN): main clock input for external source (optional)
- V_{DD}: application board power supply (optional, see Figure 7, Note 3)



Notes:

1. If the ICCCLK or ICCDATA pins are only used as outputs in the application, no signal isolation is necessary. As soon as the Programming Tool is plugged to the board, even if an ICC session is not in progress, the ICCCLK and ICCDATA pins are not available for the application. If they are used as inputs by the application, isolation such as a serial resistor has to implemented in case another device forces the signal. Refer to the Programming Tool documentation for recommended resistor values.

2. During the IC<u>C session</u>, the programming tool must control the RESET pin. This can lead to conflicts between the programming tool and the application reset circuit if it drives more than 5mA at high level (push pull output or pull-up resistor<1K). A schottky diode can be used to isolate the application RESET circuit in this case. When using a classical RC network with R>1K or a reset management IC with open drain output and pull-up resistor>1K, no additional components are needed. In all cases the user must ensure that no external

reset is generated by the application during the ICC session.

3. The use of Pin 7 of the ICC connector depends on the Programming Tool architecture. This pin must be connected when using most ST Programming Tools (it is used to monitor the application power supply). Please refer to the Programming Tool manual.

4. Pin 9 has to be connected to the OSC1 or OS-CIN pin of the ST7 when the clock is not available in the application or if the selected clock option is not programmed in the option byte. ST7 devices with multi-oscillator capability need to have OSC2 grounded in this case.

5. In the application, when the RESET pin is low, the ICCCLK pin must always be in pull-up or high impedance state. For instance, it must never be forced to ground or connected to an external pull-down. This is to avoid entering ICC mode unexpectedly during normal application operation.

17/156

لرکم

FLASH PROGRAM MEMORY (Cont'd)

4.5 ICP (In-Circuit Programming)

To perform ICP the microcontroller must be switched to ICC (In-Circuit Communication) mode by an external controller or programming tool.

Depending on the ICP code downloaded in RAM, Flash memory programming can be fully customized (number of bytes to program, program locations, or selection serial communication interface for downloading).

When using an STMicroelectronics or third-party programming tool that supports ICP and the specific microcontroller device, the user needs only to implement the ICP hardware interface on the application board (see Figure 7). For more details on the pin locations, refer to the device pinout description.

4.6 IAP (In-Application Programming)

This mode uses a BootLoader program previously stored in Sector 0 by the user (in ICP mode or by plugging the device in a programming tool).

This mode is fully controlled by user software. This allows it to be adapted to the user application, (user-defined strategy for entering programming mode, choice of communications protocol used to fetch the data to be stored, etc.). For example, it is possible to download code from the SPI, SCI, USB or CAN interface and program it in the Flash. IAP mode can be used to program any of the Flash sectors except Sector 0, which is write/erase protected to allow recovery in case errors occur during the programming operation.

4.6.1 Register Description

FLASH CONTROL/STATUS REGISTER (FCSR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
0	0	0	0	0	0	0	0

This register is reserved for use by Programming Tool software. It controls the Flash programming and erasing operations. For details on customizing Flash programming methods and In-Circuit Testing, refer to the ST7 Flash Programming Reference Manual.

Table 4. Flash Control/Status Register Address and Reset Value

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0029h	FCSR Reset Value	0	0	0	0	0	0	0	0

18/156



5 CENTRAL PROCESSING UNIT

5.1 INTRODUCTION

This CPU has a full 8-bit architecture and contains six internal registers allowing efficient 8-bit data manipulation.

5.2 MAIN FEATURES

- Enable executing 63 basic instructions
- Fast 8-bit by 8-bit multiply
- 17 main addressing modes (with indirect addressing mode)
- Two 8-bit index registers
- 16-bit stack pointer
- Low power HALT and WAIT modes
- Priority maskable hardware interrupts
- Non-maskable software/hardware interrupts

5.3 CPU REGISTERS

The 6 CPU registers shown in Figure 8 are not present in the memory mapping and are accessed by specific instructions.

Accumulator (A)

The Accumulator is an 8-bit general purpose register used to hold operands and the results of the arithmetic and logic calculations and to manipulate data.


Index Registers (X and Y)

These 8-bit registers are used to create effective addresses or as temporary storage areas for data manipulation. (The Cross-Assembler generates a precede instruction (PRE) to indicate that the following instruction refers to the Y register.)

The Y register is not affected by the interrupt automatic procedures.

Program Counter (PC)

The program counter is a 16-bit register containing the address of the next instruction to be executed by the CPU. It is made of two 8-bit registers PCL (Program Counter Low which is the LSB) and PCH (Program Counter High which is the MSB).



19/156

www.DataSheet4U.com

DataSheet4U.com

<u>لرکا</u>

CENTRAL PROCESSING UNIT (Cont'd)

Condition Code Register (CC)

Read/Write

Reset Value: 111x1xxx

7							0
1	1	11	н	10	Ν	Z	С

The 8-bit Condition Code register contains the interrupt masks and four flags representative of the result of the instruction just executed. This register can also be handled by the PUSH and POP instructions.

These bits can be individually tested and/or controlled by specific instructions.

Arithmetic Management Bits

Bit 4 = **H** Half carry.

This bit is set by hardware when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instructions. It is reset by hardware during the same instructions.

0: No half carry has occurred. 1: A half carry has occurred.

This bit is tested using the JRH or JRNH instruction. The H bit is useful in BCD arithmetic subroutines.

Bit 2 = **N** Negative.

This bit is set and cleared by hardware. It is representative of the result sign of the last arithmetic, logical or data manipulation. It's a copy of the result 7^{th} bit.

0: The result of the last operation is positive or null.

1: The result of the last operation is negative

(i.e. the most significant bit is a logic 1).

This bit is accessed by the JRMI and JRPL instructions.

Bit 1 = **Z** Zero.

This bit is set and cleared by hardware. This bit indicates that the result of the last arithmetic, logical or data manipulation is zero.

0: The result of the last operation is different from zero.

1: The result of the last operation is zero.

This bit is accessed by the JREQ and JRNE test instructions.

Bit 0 = C Carry/borrow.

This bit is set and cleared by hardware and software. It indicates an overflow or an underflow has occurred during the last arithmetic operation. 0: No overflow or underflow has occurred.

1: An overflow of underflow has occurred.

This bit is driven by the SCF and RCF instructions and tested by the JRC and JRNC instructions. It is also affected by the "bit test and branch", shift and rotate instructions.

Interrupt Management Bits

Bit 5,3 = 11, 10 Interrupt

The combination of the I1 and I0 bits gives the current interrupt software priority.

Interrupt Software Priority	11	10
Level 0 (main)	1	0
Level 1	0	1
Level 2	0	0
Level 3 (= interrupt disable)	1	1

These two bits are set/cleared by hardware when entering in interrupt. The loaded value is given by the corresponding bits in the interrupt software priority registers (IxSPR). They can be also set/ cleared by software with the RIM, SIM, IRET, HALT, WFI and PUSH/POP instructions.

See the interrupt management chapter for more details.






www.DataSheet4U.com

CENTRAL PROCESSING UNIT (Cont'd)

Stack Pointer (SP)

Read/Write

Reset Value: 01 FFh



The Stack Pointer is a 16-bit register which is always pointing to the next free location in the stack. It is then decremented after data has been pushed onto the stack and incremented before data is popped from the stack (see Figure 9).

Since the stack is 256 bytes deep, the 8 most significant bits are forced by hardware. Following an MCU Reset, or after a Reset Stack Pointer instruction (RSP), the Stack Pointer contains its reset value (the SP7 to SP0 bits are set) which is the stack higher address.

Figure 9. Stack Manipulation Example


The least significant byte of the Stack Pointer (called S) can be directly accessed by a LD instruction.

Note: When the lower limit is exceeded, the Stack Pointer wraps around to the stack upper limit, without indicating the stack overflow. The previously stored information is then overwritten and therefore lost. The stack also wraps in case of an underflow.

The stack is used to save the return address during a subroutine call and the CPU context during an interrupt. The user may also directly manipulate the stack by means of the PUSH and POP instructions. In the case of an interrupt, the PCL is stored at the first location pointed to by the SP. Then the other registers are stored in the next locations as shown in Figure 9.

- When an interrupt is received, the SP is decremented and the context is pushed on the stack.
- On return from interrupt, the SP is incremented and the context is popped from the stack.

A subroutine call occupies two locations and an interrupt five locations in the stack area.



<u>(۲</u>/

DataSheet4U.com

21/156


6 SUPPLY, RESET AND CLOCK MANAGEMENT

The device includes a range of utility features for securing the application in critical situations (for example in case of a power brown-out), and reducing the number of external components. An overview is shown in Figure 11.

For more details, refer to dedicated parametric section.

Main features

- Optional PLL for multiplying the frequency by 2 (not to be used with internal RC oscillator)
- Reset Sequence Manager (RSM)
- Multi-Oscillator Clock Management (MO)
 - 5 Crystal/Ceramic resonator oscillators
 - 1 External RC oscillator
 - 1 Internal RC oscillator
- System Integrity Management (SI)
 - Main supply Low voltage detection (LVD)
 - Auxiliary Voltage detector (AVD) with interrupt capability for monitoring the main supplyClock Security System (CSS) with Clock Filter and Backup Safe Oscillator (enabled by option




byte)


6.1 PHASE LOCKED LOOP

If the clock frequency input to the PLL is in the range 2 to 4 MHz, the PLL can be used to multiply the frequency by two to obtain an f_{OSC2} of 4 to 8 MHz. The PLL is enabled by option byte. If the PLL is disabled, then $f_{OSC2} = f_{OSC}/2$.

Caution: The PLL is not recommended for applications where timing accuracy is required. See "PLL Characteristics" on page 127.

Figure 10. PLL Block Diagram





www.DataSheet4U.com

<u>ل_ك</u>

DataSheet4U.com

6.2 MULTI-OSCILLATOR (MO)

The main clock of the ST7 can be generated by four different source types coming from the multioscillator block:

- an external source
- 4 crystal or ceramic resonator oscillators
- an external RC oscillator
- an internal high frequency RC oscillator

Each oscillator is optimized for a given frequency range in terms of consumption and is selectable through the option byte. The associated hardware configurations are shown in Table 5. Refer to the electrical characteristics section for more details.

External Clock Source

In this external clock mode, a clock signal (square, sinus or triangle) with ~50% duty cycle has to drive the OSC1 pin while the OSC2 pin is tied to ground.

Crystal/Ceramic Oscillators

This family of oscillators has the advantage of producing a very accurate rate on the main clock of the ST7. The selection within a list of 4 oscillators with different frequency ranges has to be done by option byte in order to reduce consumption (refer to Section 14.1 on page 148 for more details on the frequency ranges). In this mode of the multioscillator, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. The loading capacitance values must be adjusted according to the selected oscillator.

These oscillators are not stopped during the RESET phase to avoid losing time in the oscillator start-up phase.

External RC Oscillator


This oscillator allows a low cost solution for the main clock of the ST7 using only an external resistor and an external capacitor. The frequency of the external RC oscillator (in the range of some MHz.) is fixed by the resistor and the capacitor values. Consequently in this MO mode, the accuracy of the clock is directly linked to the accuracy of the discrete components. The corresponding formula is $f_{OSC}=5/(R_{EX}C_{EX})$.

Internal RC Oscillator

The internal RC oscillator mode is based on the same principle as the external RC oscillator including the resistance and the capacitance of the device. This mode is the most cost effective one with the drawback of a lower frequency accuracy. Its frequency is in the range of several MHz.

In this mode, the two oscillator pins have to be tied to ground.

Table 5. ST7 Clock Sources



23/156

www.DataSheet4U.com

DataSheet4U.com

<u>ل</u>رک

6.3 RESET SEQUENCE MANAGER (RSM)

6.3.1 Introduction

The reset sequence manager includes three RE-SET sources as shown in Figure 13:

- External RESET source pulse
- Internal LVD RESET (Low Voltage Detection)
- Internal WATCHDOG RESET

These sources act on the RESET pin and it is always kept low during the delay phase.

The RESET service routine vector is fixed at addresses FFFEh-FFFFh in the ST7 memory map.

The basic RESET sequence consists of 3 phases as shown in Figure 12:


- Active Phase depending on the RESET source
- 256 or 4096 CPU clock cycle delay (selected by option byte)
- RESET vector fetch

The 256 or 4096 CPU clock cycle delay allows the oscillator to stabilise and ensures that recovery has taken place from the Reset state. The shorter or longer clock cycle delay should be selected by option byte to correspond to the stabilization time of the external oscillator used in the application (see Section 14.1 on page 148).



The RESET vector fetch phase duration is 2 clock cycles.


Figure 12. RESET Sequence Phases



6.3.2 Asynchronous External RESET pin

The RESET pin is both an input and an open-drain output with integrated R_{ON} weak pull-up resistor. This pull-up has no fixed value but varies in accordance with the input voltage. It can be pulled low by external circuitry to reset the device. See "CONTROL PIN CHARACTERISTICS" on page 137 for more details.

A RESET signal originating from an external source must have a duration of at least $t_{h(RSTL)in}$ in order to be recognized (see Figure 14). This detection is asynchronous and therefore the MCU can enter reset state even in HALT mode.



24/156

www.DataSheet4U.com

RESET SEQUENCE MANAGER (Cont'd)

The RESET pin is an asynchronous signal which plays a major role in EMS performance. In a noisy environment, it is recommended to follow the guidelines mentioned in the electrical characteristics section.

If the external RESET pulse is shorter than $t_{w(RSTL)out}$ (see short ext. Reset in Figure 14), the signal on the RESET pin may be stretched. Otherwise the delay will not be applied (see long ext. Reset in Figure 14). Starting from the external RESET pulse recognition, the device RESET pin acts as an output that is pulled low during at least $t_{w(RSTL)out}$.

6.3.3 External Power-On RESET

If the LVD is disabled by option byte, to start up the microcontroller correctly, the user must ensure by means of an external reset circuit that the reset signal is held low until V_{DD} is over the minimum level specified for the selected f_{OSC} frequency. (see "OPERATING CONDITIONS" on page 114)

A proper reset signal for a slow rising V_{DD} supply can generally be provided by an external RC network connected to the RESET pin.

6.3.4 Internal Low Voltage Detector (LVD) RESET

Two different RESET sequences caused by the internal LVD circuitry can be distinguished:

- Power-On RESET
- Voltage Drop RESET

The device $\overline{\text{RESET}}$ pin acts as an output that is pulled low when $V_{DD} < V_{IT+}$ (rising edge) or $V_{DD} < V_{IT-}$ (falling edge) as shown in Figure 14.

The LVD filters spikes on V_{DD} larger than $t_{g(VDD)}$ to avoid parasitic resets.

6.3.5 Internal Watchdog RESET

The RESET sequence generated by a internal Watchdog counter overflow is shown in Figure 14.

 $\begin{array}{l} \mbox{Starting from th} e \mbox{ Watchdog counter underflow, the} \\ \mbox{device RESET pin acts as an output that is pulled} \\ \mbox{low during at least } t_{w(RSTL)out}. \end{array}$




Figure 14. RESET Sequences

www.DataSheet4U.com

DataSheet4U.com

<u>ل</u>حک

6.4 SYSTEM INTEGRITY MANAGEMENT (SI)

The System Integrity Management block contains the Low Voltage Detector (LVD), Auxiliary Voltage Detector (AVD) and Clock Security System (CSS) functions. It is managed by the SICSR register.

6.4.1 Low Voltage Detector (LVD)

The Low Voltage Detector function (LVD) generates a static reset when the V_{DD} supply voltage is below a V_{IT}- reference value. This means that it secures the power-up as well as the power-down keeping the ST7 in reset.

The V_{IT} reference value for a voltage drop is lower than the V_{IT} reference value for power-on in order to avoid a parasitic reset when the MCU starts running and sinks current on the supply (hysteresis).

The LVD Reset circuitry generates a reset when $\ensuremath{\mathsf{V}_{\text{DD}}}$ is below:

- $V_{\text{IT+}}$ when V_{DD} is rising
- $-V_{IT}$ when V_{DD} is falling

The LVD function is illustrated in Figure 15.

Figure 15. Low Voltage Detector vs Reset

The voltage threshold can be configured by option byte to be low, medium or high.

Provided the minimum V_{DD} value (guaranteed for the oscillator frequency) is above V_{IT-} , the MCU can only be in two modes:

- under full software control
- in static safe reset


In these conditions, secure operation is always ensured for the application without the need for external reset hardware.

During a Low Voltage Detector Reset, the RESET pin is held low, thus permitting the MCU to reset other devices.

Notes:

The LVD allows the device to be used without any external RESET circuitry.

The LVD is an optional function which can be selected by option byte.





www.DataSheet4U.com

WW

SYSTEM INTEGRITY MANAGEMENT (Cont'd)

6.4.2 Auxiliary Voltage Detector (AVD)

The Voltage Detector function (AVD) is based on an analog comparison between a V_{IT-(AVD)} and V_{IT+(AVD)} reference value and the V_{DD} main supply. The V_{IT} reference value for falling voltage is lower than the V_{IT+} reference value for rising voltage in order to avoid parasitic detection (hysteresis).

The output of the AVD comparator is directly readable by the application software through a real time status bit (AVDF) in the SICSR register. This bit is read only.

Caution: The AVD function is active only if the LVD is enabled through the option byte.

6.4.2.1 Monitoring the V_{DD} Main Supply

The AVD voltage threshold value is relative to the selected LVD threshold configured by option byte (see Section 14.1 on page 148).

If the AVD interrupt is enabled, an interrupt is generated when the voltage crosses the V_{IT+(AVD)} or V_{IT-(AVD)} threshold (AVDF bit toggles).

Figure 16. Using the AVD to Monitor V_{DD}


In the case of a drop in voltage, the AVD interrupt acts as an early warning, allowing software to shut down safely before the LVD resets the microcontroller. See Figure 16.

The interrupt on the rising edge is used to inform the application that the V_{DD} warning state is over.

If the voltage rise time $t_{\rm rv}$ is less than 256 or 4096 CPU cycles (depending on the reset delay selected by option byte), no AVD interrupt will be generated when $V_{\rm IT+(AVD)}$ is reached.

If t_{rv} is greater than 256 or 4096 cycles then:

- If the AVD interrupt is enabled before the $V_{IT+(AVD)}$ threshold is reached, then 2 AVD interrupts will be received: the first when the AVDIE bit is set, and the second when the threshold is reached.
- If the AVD interrupt is enabled after the V_{IT+(AVD)} threshold is reached then only one AVD interrupt will occur.



www.DataSheet4U.com

DataSheet4U.com

SYSTEM INTEGRITY MANAGEMENT (Cont'd)

6.4.3 Clock Security System (CSS)

The Clock Security System (CSS) protects the ST7 against breakdowns, spikes and overfrequencies occurring on the main clock source (f_{OSC}). It is based on a clock filter and a clock detection control with an internal safe oscillator (f_{SEOSC}).

6.4.3.1 Clock Filter Control

The PLL has an integrated glitch filtering capability making it possible to protect the internal clock from overfrequencies created by individual spikes. This feature is available only when the PLL is enabled. If glitches occur on fOSC (for example, due to loose connection or noise), the CSS filters these automatically, so the internal CPU frequency (f_{CPU}) continues deliver a glitch-free signal (see Figure 17).

6.4.3.2 Clock detection Control

If the clock signal disappears (due to a broken or disconnected resonator...), the safe oscillator delivers a low frequency clock signal (f_{SFOSC}) which allows the ST7 to perform some rescue operations.

Automatically, the ST7 clock source switches back from the safe oscillator (f_{SFOSC}) if the main clock source (f_{OSC}) recovers.

When the internal clock (f_{CPU}) is driven by the safe oscillator (f_{SFOSC}), the application software is noti-fied by hardware setting the CSSD bit in the SIC-SR register. An interrupt can be generated if the




Figure 17. Clock Filter Function

CSSIE bit has been previously set. These two bits are described in the SICSR register description.

6.4.4 Low Power Modes

Mode	Description
WAIT	No effect on SI. CSS and AVD interrupts cause the device to exit from Wait mode.
HALT	The CRSR register is frozen. The CSS (including the safe oscillator) is disabled until HALT mode is exited. The previous CSS configuration resumes when the MCU is woken up by an interrupt with "exit from HALT mode" capability or from the counter reset value when the MCU is woken up by a RESET.

6.4.4.1 Interrupts

The CSS or AVD interrupt events generate an interrupt if the corresponding Enable Control Bit (CSSIE or AVDIE) is set and the interrupt mask in the CC register is reset (RIM instruction).

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
CSS event detection (safe oscillator acti- vated as main clock)	CSSD	CSSIE	Yes	No
AVD event	AVDF	AVDIE	Yes	No

www.DataSheet4U.com

DataSheet4U.com

28/156

SYSTEM INTEGRITY MANAGEMENT (Cont'd)

6.4.5 Register Description

SYSTEM INTEGRITY (SI) CONTROL/STATUS REGISTER (SICSR)

Read/Write

7

Reset Value: 000x 000x (00h)

0

AVD	AVD	LVD	0	CSS	CSS	WDG
IE	F	RF	0	IE	D	RF

Bit 6 = **AVDIE** Voltage Detector interrupt enable This bit is set and cleared by software. It enables an interrupt to be generated when the AVDF flag changes (toggles). The pending interrupt information is automatically cleared when software enters the AVD interrupt routine.

0: AVD interrupt disabled

1: AVD interrupt enabled

Bit 5 = **AVDF** Voltage Detector flag

This read-only bit is set and cleared by hardware. If the AVDIE bit is set, an interrupt request is generated when the AVDF bit changes value. Refer to Figure 16 and to Section 6.4.2.1 for additional details.

0: V_{DD} over $V_{IT+(AVD)}$ threshold 1: V_{DD} under $V_{IT-(AVD)}$ threshold

Bit 4 = LVDRF LVD reset flag

This bit indicates that the last Reset was generated by the LVD block. It is set by hardware (LVD reset) and cleared by software (writing zero). See WDGRF flag description for more details. When the LVD is disabled by OPTION BYTE, the LVDRF bit value is undefined.

Bit 3 = Reserved, must be kept cleared.

Bit 2 = **CSSIE** *Clock security syst interrupt enable* This bit enables the interrupt when a disturbance is detected by the Clock Security System (CSSD bit set). It is set and cleared by software. 0: Clock security system interrupt disabled 1: Clock security system interrupt enabled When the CSS is disabled by OPTION BYTE, the CSSIE bit has no effect.

Bit 1 = **CSSD** Clock security system detection This bit indicates that the safe oscillator of the Clock Security System block has been selected by hardware due to a disturbance on the main clock signal (f_{OSC}). It is set by hardware and cleared by reading the SICSR register when the original oscillator recovers.

0: Safe oscillator is not active

1: Safe oscillator has been activated When the CSS is disabled by OPTION BYTE, the CSSD bit value is forced to 0.

Bit 0 = WDGRF Watchdog reset flag

This bit indicates that the last Reset was generated by the Watchdog peripheral. It is set by hardware (watchdog reset) and cleared by software (writing zero) or an LVD Reset (to ensure a stable cleared state of the WDGRF flag when CPU starts).

Combined with the LVDRF flag information, the flag description is given by the following table.

RESET Sources	LVDRF	WDGRF
External RESET pin	0	0
Watchdog	0	1
LVD	1	Х

Application notes

The LVDRF flag is not cleared when another RE-SET type occurs (external or watchdog), the LVDRF flag remains set to keep trace of the original failure.

In this case, a watchdog reset can be detected by software while an external reset can not.

CAUTION: When the LVD is not activated with the associated option byte, the WDGRF flag can not be used in the application.

57

29/156

www.DataSheet4U.com

www.DataSheet4U.com

DataSheet4U.com

7 INTERRUPTS

7.1 INTRODUCTION

The ST7 enhanced interrupt management provides the following features:

- Hardware interrupts
- Software interrupt (TRAP)
- Nested or concurrent interrupt management with flexible interrupt priority and level management:
 - Up to 4 software programmable nesting levels
 - Up to 16 interrupt vectors fixed by hardware
 - 2 non maskable events: RESET, TRAP

This interrupt management is based on:

- Bit 5 and bit 3 of the CPU CC register (I1:0),
- Interrupt software priority registers (ISPRx),
- Fixed interrupt vector addresses located at the high addresses of the memory map (FFE0h to FFFFh) sorted by hardware priority order.

This enhanced interrupt controller guarantees full upward compatibility with the standard (not nested) ST7 interrupt controller.

7.2 MASKING AND PROCESSING FLOW

The interrupt masking is managed by the I1 and I0 bits of the CC register and the ISPRx registers which give the interrupt software priority level of each interrupt vector (see Table 6). The processing flow is shown in Figure 18

Figure 18. Interrupt Processing Flowchart


- When an interrupt request has to be serviced:
- Normal processing is suspended at the end of the current instruction execution.
- The PC, X, A and CC registers are saved onto the stack.
- I1 and I0 bits of CC register are set according to the corresponding values in the ISPRx registers of the serviced interrupt vector.
- The PC is then loaded with the interrupt vector of the interrupt to service and the first instruction of the interrupt service routine is fetched (refer to "Interrupt Mapping" table for vector addresses).

The interrupt service routine should end with the IRET instruction which causes the contents of the saved registers to be recovered from the stack.

Note: As a consequence of the IRET instruction, the I1 and I0 bits will be restored from the stack and the program in the previous level will resume.

Table 6. Interrupt Software Priority Levels

Interrupt software priority	Level	l1	10
Level 0 (main)	Low	1	0
Level 1		0	1
Level 2	🔸	0	0
Level 3 (= interrupt disable)	High	1	1



www.DataSheet4U.com

47/

www.DataSheet4U.com

DataSheet4U.com


INTERRUPTS (Cont'd)


Servicing Pending Interrupts

As several interrupts can be pending at the same time, the interrupt to be taken into account is determined by the following two-step process:

- the highest software priority interrupt is serviced,
- if several interrupts have the same software priority then the interrupt with the highest hardware priority is serviced first.

Figure 19 describes this decision process.





When an interrupt request is not serviced immediately, it is latched and then processed when its software priority combined with the hardware priority becomes the highest one.

Note 1: The hardware priority is exclusive while the software one is not. This allows the previous process to succeed with only one interrupt.

Note 2: RESET and TRAP are non maskable and they can be considered as having the highest software priority in the decision process.

Different Interrupt Vector Sources

Two interrupt source types are managed by the ST7 interrupt controller: the non-maskable type (RESET, TRAP) and the maskable type (external or from internal peripherals).

Non-Maskable Sources

These sources are processed regardless of the state of the I1 and I0 bits of the CC register (see Figure 18). After stacking the PC, X, A and CC registers (except for RESET), the corresponding

vector is loaded in the PC register and the I1 and I0 bits of the CC are set to disable interrupts (level 3). These sources allow the processor to exit HALT mode.

TRAP (Non Maskable Software Interrupt)

This software interrupt is serviced when the TRAP instruction is executed. It will be serviced according to the flowchart in Figure 18.

RESET

The RESET source has the highest priority in the ST7. This means that the first current routine has the highest software priority (level 3) and the highest hardware priority.

See the RESET chapter for more details.

Maskable Sources

Maskable interrupt vector sources can be serviced if the corresponding interrupt is enabled and if its own interrupt software priority (in ISPRx registers) is higher than the one currently being serviced (I1 and I0 in CC register). If any of these two conditions is false, the interrupt is latched and thus remains pending.

External Interrupts

External interrupts allow the processor to exit from HALT low power mode. External interrupt sensitivity is software selectable through the External Interrupt Control register (EICR).

External interrupt triggered on edge will be latched and the interrupt request automatically cleared upon entering the interrupt service routine.

If several input pins of a group connected to the same interrupt line are selected simultaneously, these will be logically ORed.

Peripheral Interrupts

Usually the peripheral interrupts cause the MCU to exit from HALT mode except those mentioned in the "Interrupt Mapping" table. A peripheral interrupt occurs when a specific flag is set in the peripheral status registers and if the corresponding enable bit is set in the peripheral control register. The general sequence for clearing an interrupt is based on an access to the status register followed by a read or write to an associated register.

Note: The clearing sequence resets the internal latch. A pending interrupt (i.e. waiting for being serviced) will therefore be lost if the clear sequence is executed.



31/156

INTERRUPTS (Cont'd)

7.3 INTERRUPTS AND LOW POWER MODES


All interrupts allow the processor to exit the WAIT low power mode. On the contrary, only external and other specified interrupts allow the processor to exit from the HALT modes (see column "Exit from HALT" in "Interrupt Mapping" table). When several pending interrupts are present while exiting HALT mode, the first one serviced can only be an interrupt with exit from HALT mode capability and it is selected through the same decision process shown in Figure 19.

Note: If an interrupt, that is not able to Exit from HALT mode, is pending with the highest priority when exiting HALT mode, this interrupt is serviced after the first one serviced.


7.4 CONCURRENT & NESTED MANAGEMENT

The following Figure 20 and Figure 21 show two different interrupt management modes. The first is called concurrent mode and does not allow an interrupt to be interrupted, unlike the nested mode in Figure 21. The interrupt hardware priority is given in this order from the lowest to the highest: MAIN, IT4, IT3, IT2, IT1, IT0. The software priority is given for each interrupt.

Warning: A stack overflow may occur without notifying the software of the failure.







32/156

www.DataSheet4U.com

INTERRUPTS (Cont'd)

7.5 INTERRUPT REGISTER DESCRIPTION

CPU CC REGISTER INTERRUPT BITS

Read/Write

Reset Value: 111x 1010 (xAh)

7							0
1	1	11	н	10	N	Z	С

Bit 5, 3 = 11, 10 Software Interrupt Priority

These two bits indicate the current interrupt software priority.

Interrupt Software Priority	Level	l1	10
Level 0 (main)	Low	1	0
Level 1		0	1
Level 2	★	0	0
Level 3 (= interrupt disable*)	High	1	1

These two bits are set/cleared by hardware when entering in interrupt. The loaded value is given by the corresponding bits in the interrupt software priority registers (ISPRx).

They can be also set/cleared by software with the RIM, SIM, HALT, WFI, IRET and PUSH/POP instructions (see "Interrupt Dedicated Instruction Set" table).

*Note: TRAP and RESET events are non maskable sources and can interrupt a level 3 program.

INTERRUPT SOFTWARE PRIORITY REGIS-TERS (ISPRX)

Read/Write (bit 7:4 of **ISPR3** are read only) Reset Value: 1111 1111 (FFh)

	7							0
ISPR0	l1_3	10_3	l1_2	10_2	11_1	l0_1	l1_0	10_0
ISPR1	11_7	10_7	l1_6	10_6	l1_5	I0_5	l1_4	10_4
ISPR2	11_11	10_11	I1_10	10_10	l1_9	10_9	l1_8	10_8
ISPR3	1	1	1	1	11_13	10_13	11_12	10_12

These four registers contain the interrupt software priority of each interrupt vector.

 Each interrupt vector (except RESET and TRAP) has corresponding bits in these registers where its own software priority is stored. This correspondance is shown in the following table.

Vector address	ISPRx bits
FFFBh-FFFAh	11_0 and 10_0 bits*
FFF9h-FFF8h	I1_1 and I0_1 bits
FFE1h-FFE0h	I1_13 and I0_13 bits

Each I1_x and I0_x bit value in the ISPRx registers has the same meaning as the I1 and I0 bits in the CC register.

 Level 0 can not be written (I1_x=1, I0_x=0). In this case, the previously stored value is kept. (example: previous=CFh, write=64h, result=44h)

The RESET, and TRAP vectors have no software priorities. When one is serviced, the I1 and I0 bits of the CC register are both set.

Caution: If the I1_x and I0_x bits are modified while the interrupt x is executed the following behaviour has to be considered: If the interrupt x is still pending (new interrupt or flag not cleared) and the new software priority is higher than the previous one, the interrupt x is re-entered. Otherwise, the software priority stays unchanged up to the next interrupt request (after the IRET of the interrupt x).

5

33/156

DataSheet4U.com

INTERRUPTS (Cont'd)

Instruction	New Description Function/Example		11	н	10	Ν	z	С
HALT	Entering Halt mode		1		0			
IRET	Interrupt routine return	Pop CC, A, X, PC	11	Н	10	Ν	Z	С
JRM	Jump if I1:0=11 (level 3)	11:0=11 ?						
JRNM	Jump if I1:0<>11	11:0<>11 ?						
POP CC	Pop CC from the Stack	Mem => CC	1	Н	10	Ν	Z	С
RIM	Enable interrupt (level 0 set)	Load 10 in I1:0 of CC	1		0			
SIM	Disable interrupt (level 3 set)	Load 11 in I1:0 of CC	1		1			
TRAP	Software trap	Software NMI	1		1			
WFI	Wait for interrupt		1		0			

Table 7. Dedicated Interrupt Instruction Set

Note: During the execution of an interrupt routine, the HALT, POPCC, RIM, SIM and WFI instructions change the current software priority up to the next IRET instruction or one of the previously mentioned instructions.

34/156



INTERRUPTS (Cont'd)

Table 8. Interrupt Mapping

N°	Source Block	Description	Register Label	Priority Order	Exit from HALT ¹⁾	Address Vector
	RESET	Reset	N/A		yes	FFFEh-FFFFh
	TRAP	Software interrupt			no	FFFCh-FFFDh
0		Not used				FFFAh-FFFBh
1	MCC/RTC CSS	Main clock controller time base interrupt Safe oscillator activation interrupt	MCCSR SICSR	Higher Priority	yes	FFF8h-FFF9h
2	ei0	External interrupt port A30			yes	FFF6h-FFF7h
3	ei1	External interrupt port F20	N/A		yes	FFF4h-FFF5h
4	ei2	External interrupt port B30			yes	FFF2h-FFF3h
5	ei3	External interrupt port B74			yes	FFF0h-FFF1h
7	SPI	SPI peripheral interrupts	SPICSR		yes	FFECh-FFEDh
8	TIMER A	TIMER A peripheral interrupts	TASR		no	FFEAh-FFEBh
9	TIMER B	TIMER B peripheral interrupts	TBSR		no	FFE8h-FFE9h
10	SCI	SCI Peripheral interrupts	SCISR	Lower	no	FFE6h-FFE7h
11	AVD	Auxiliary Voltage detector interrupt	SICSR	Priority	no	FFE4h-FFE5h

Notes:

1. Valid for HALT and ACTIVE-HALT modes except for the MCC/RTC or CSS interrupt source which exits from ACTIVE-HALT mode only.

7.6 EXTERNAL INTERRUPTS

7.6.1 I/O Port Interrupt Sensitivity

The external interrupt sensitivity is controlled by the IPA, IPB and ISxx bits of the EICR register (Figure 22). This control allows to have up to 4 fully independent external interrupt source sensitivities.

Each external interrupt source can be generated on four (or five) different events on the pin:

- Falling edge
- Rising edge
- Falling and rising edge

- Falling edge and low level
- Rising edge and high level (only for ei0 and ei2)

To guarantee correct functionality, the sensitivity bits in the EICR register can be modified only when the I1 and I0 bits of the CC register are both set to 1 (level 3). This means that interrupts must be disabled before changing sensitivity.


The pending interrupts are cleared by writing a different value in the ISx[1:0], IPA or IPB bits of the EICR.



35/156

INTERRUPTS (Cont'd)

Figure 22. External Interrupt Control bits



36/156

57

www.DataSheet4U.com

7.7 EXTERNAL INTERRUPT CONTROL REGISTER (EICR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
IS11	IS10	IPB	IS21	IS20	IPA	0	0

Bit 7:6 = **IS1[1:0]** *ei2 and ei3 sensitivity*

The interrupt sensitivity, defined using the IS1[1:0] bits, is applied to the following external interrupts: - ei2 (port B3..0)

IS11	IS10	External Interrupt Sensitivity				
1011	1010	IPB bit =0	IPB bit =1			
0	0	Falling edge & low level	Rising edge & high level			
0	1	Rising edge only	Falling edge only			
1	0	Falling edge only	Rising edge only			
1	1	Rising and falling edge				

- ei3 (port B4)

IS11	IS10	External Interrupt Sensitivity		
0	0	Falling edge & low level		
0	1	Rising edge only		
1	0	Falling edge only		
1	1	Rising and falling edge		

These 2 bits can be written only when I1 and I0 of the CC register are both set to 1 (level 3).

Bit 5 = **IPB** Interrupt polarity for port B

This bit is used to invert the sensitivity of the port B [3:0] external interrupts. It can be set and cleared by software only when I1 and I0 of the CC register are both set to 1 (level 3).

0: No sensitivity inversion

1: Sensitivity inversion

Bit 4:3 = **IS2[1:0]** *ei0* and *ei1* sensitivity The interrupt sensitivity, defined using the IS2[1:0] bits, is applied to the following external interrupts:

•	ei0	(port	A30)	
---	-----	-------	------	--

IS21 IS20		External Interrupt Sensitivity				
		IPA bit =0	IPA bit =1			
0	0	Falling edge & low level	Rising edge & high level			
0	1	Rising edge only	Falling edge only			
1	0	Falling edge only Rising edge only				
1	1	Rising and falling edge				

- ei1 (port F2..0)

IS21	IS20	External Interrupt Sensitivity
0	0	Falling edge & low level
0	1	Rising edge only
1	0	Falling edge only
1	1	Rising and falling edge

These 2 bits can be written only when I1 and I0 of the CC register are both set to 1 (level 3).

Bit 2 = IPA Interrupt polarity for port A

This bit is used to invert the sensitivity of the port A [3:0] external interrupts. It can be set and cleared by software only when I1 and I0 of the CC register are both set to 1 (level 3).

0: No sensitivity inversion

1: Sensitivity inversion

Bits 1:0 = Reserved, must always be kept cleared.

www.DataSheet4U.com

57

DataSheet4U.com

INTERRUPTS (Cont'd)

Table 9. Nested Interrupts Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
		е	i1	e	iO	MCC	+ SI		
0024h	ISPR0 Reset Value	l1_3 1	10_3 1	l1_2 1	10_2 1	l1_1 1	10_1 1	1	1
		S	PI		•	e	i3	е	i2
0025h	ISPR1 Reset Value	1_7 1	10_7 1	l1_6 1	10_6 1	l1_5 1	10_5 1	l1_4 1	10_4 1
		A۱	/D	S	CI	TIM	ER B	TIME	ER A
0026h	ISPR2 Reset Value	l1_11 1	I0_11 1	l1_10 1	10_10 1	l1_9 1	10_9 1	l1_8 1	10_8 1
0027h	ISPR3 Reset Value	1	1	1	1	l1_13 1	l0_13 1	l1_12 1	10_12 1
0028h	EICR Reset Value	IS11 0	IS10 0	IPB 0	IS21 0	IS20 0	IPA 0	0	0

www.DataSheet4U.com

8 POWER SAVING MODES


8.1 INTRODUCTION

To give a large measure of flexibility to the application in terms of power consumption, four main power saving modes are implemented in the ST7 (see Figure 23): SLOW, WAIT (SLOW WAIT), AC-TIVE HALT and HALT.

After a RESET the normal operating mode is selected by default (RUN mode). This mode drives the device (CPU and embedded peripherals) by means of a master clock which is based on the main oscillator frequency divided or multiplied by 2 (f_{OSC2}).

From RUN mode, the different power saving modes may be selected by setting the relevant register bits or by calling the specific ST7 software instruction whose action depends on the oscillator status.

Figure 23. Power Saving Mode Transitions



8.2 SLOW MODE

This mode has two targets:


- To reduce power consumption by decreasing the internal clock in the device,
- To adapt the internal clock frequency (f_{CPU}) to the available supply voltage.

SLOW mode is controlled by three bits in the MCCSR register: the SMS bit which enables or disables Slow mode and two CPx bits which select the internal slow frequency (f_{CPU}).

In this mode, the master clock frequency (f_{OSC2}) can be divided by 2, 4, 8 or 16. The CPU and peripherals are clocked at this lower frequency (f_{CPU}).

Note: SLOW-WAIT mode is activated when entering the WAIT mode while the device is already in SLOW mode.

Figure 24. SLOW Mode Clock Transitions





www.DataSheet4U.com

DataSheet4U.com

57/

POWER SAVING MODES (Cont'd)

8.3 WAIT MODE

WAIT mode places the MCU in a low power consumption mode by stopping the CPU.


This power saving mode is selected by calling the 'WFI' instruction.

All peripherals remain active. During WAIT mode, the I[1:0] bits of the CC register are forced to '10', to enable all interrupts. All other registers and memory remain unchanged. The MCU remains in WAIT mode until an interrupt or RESET occurs, whereupon the Program Counter branches to the starting address of the interrupt or Reset service routine.

The MCU will remain in WAIT mode until a Reset or an Interrupt occurs, causing it to wake up.

Refer to Figure 25.





Note:

1. Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and recovered when the CC register is popped.

40/156



www.DataSheet4U.com

POWER SAVING MODES (Cont'd)

8.4 ACTIVE-HALT AND HALT MODES

ACTIVE-HALT and HALT modes are the two lowest power consumption modes of the MCU. They are both entered by executing the 'HALT' instruction. The decision to enter either in ACTIVE-HALT or HALT mode is given by the MCC/RTC interrupt enable flag (OIE bit in MCCSR register).

MCCSR OIE bit	Power Saving Mode entered when HALT instruction is executed
0	HALT mode
1	ACTIVE-HALT mode

8.4.1 ACTIVE-HALT MODE

ACTIVE-HALT mode is the lowest power consumption mode of the MCU with a real time clock available. It is entered by executing the 'HALT' instruction when the OIE bit of the Main Clock Controller Status register (MCCSR) is set (see Section 10.2 on page 55 for more details on the MCCSR register).

The MCU can exit ACTIVE-HALT mode on reception of either an MCC/RTC interrupt, a specific interrupt (see Table 8, "Interrupt Mapping," on page 35) or a RESET. When exiting ACTIVE-HALT mode by means of an interrupt, no 256 or 4096 CPU cycle delay occurs. The CPU resumes operation by servicing the interrupt or by fetching the reset vector which woke it up (see Figure 27). When entering ACTIVE-HALT mode, the I[1:0] bits in the CC register are forced to '10b' to enable interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately.

In ACTIVE-HALT mode, only the main oscillator and its associated counter (MCC/RTC) are running to keep a wake-up time base. All other peripherals are not clocked except those which get their clock supply from another clock generator (such as external or auxiliary oscillator).

The safeguard against staying locked in ACTIVE-HALT mode is provided by the oscillator interrupt.

Note: As soon as the interrupt capability of one of the oscillators is selected (MCCSR.OIE bit set), entering ACTIVE-HALT mode while the Watchdog is active does not generate a RESET.

This means that the device cannot spend more than a defined delay in this power saving mode.

CAUTION: When exiting ACTIVE-HALT mode following an interrupt, OIE bit of MCCSR register must not be cleared before t_{DELAY} after the interrupt occurs (t_{DELAY} = 256 or 4096 t_{CPU} delay de-

57

pending on option byte). Otherwise, the ST7 enters HALT mode for the remaining t_{DELAY} period.

Figure 26. ACTIVE-HALT Timing Overview





Figure 27. ACTIVE-HALT Mode Flow-chart



Notes:

1. This delay occurs only if the MCU exits ACTIVE-HALT mode by means of a RESET.

2. Peripheral clocked with an external clock source can still be active.

3. Only the MCC/RTC interrupt and some specific interrupts can exit the MCU from ACTIVE-HALT mode (such as external interrupt). Refer to Table 8, "Interrupt Mapping," on page 35 for more details.

4. Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and restored when the CC register is popped.

DataSheet4U.com

POWER SAVING MODES (Cont'd)

8.4.2 HALT MODE

The HALT mode is the lowest power consumption mode of the MCU. It is entered by executing the 'HALT' instruction when the OIE bit of the Main Clock Controller Status register (MCCSR) is cleared (see Section 10.2 on page 55 for more details on the MCCSR register).


The MCU can exit HALT mode on reception of either a specific interrupt (see Table 8, "Interrupt Mapping," on page 35) or a RESET. When exiting HALT mode by means of a RESET or an interrupt, the oscillator is immediately turned on and the 256 or 4096 CPU cycle delay is used to stabilize the oscillator. After the start up delay, the CPU resumes operation by servicing the interrupt or by fetching the reset vector which woke it up (see Figure 29).

When entering HALT mode, the I[1:0] bits in the CC register are forced to '10b'to enable interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately.

In HALT mode, the main oscillator is turned off causing all internal processing to be stopped, including the operation of the on-chip peripherals. All peripherals are not clocked except the ones which get their clock supply from another clock generator (such as an external or auxiliary oscillator).

The compatibility of Watchdog operation with HALT mode is configured by the "WDGHALT" option bit of the option byte. The HALT instruction when executed while the Watchdog system is enabled, can generate a Watchdog RESET (see Section 14.1 on page 148 for more details).

Figure 28. HALT Timing Overview



HALT INSTRUCTION (MCCSR.OIE=0) ENABLE WATCHDOG DISABLE 0 WDGHALT¹⁾ 1 WATCHDOG OSCILLATOR OFF RESET PERIPHERALS²⁾ OFF CPU OFF I[1:0] BITS 10 N RESET Υ N INTERRUPT 3) OSCILLATOR ON PERIPHERALS OFF CPU ON I[1:0] BITS XX ⁴⁾ 256 OR 4096 CPU CLOCK CYCLE DELAY OSCILLATOR ON PERIPHERALS ON CPU ON I[1:0] BITS XX 4)

Figure 29. HALT Mode Flow-chart

Notes:

1. WDGHALT is an option bit. See option byte section for more details.

FETCH RESET VECTOR **OR SERVICE INTERRUPT**

2. Peripheral clocked with an external clock source can still be active.

3. Only some specific interrupts can exit the MCU from HALT mode (such as external interrupt). Refer to Table 8, "Interrupt Mapping," on page 35 for more details.

4. Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and recovered when the CC register is popped.

47/

www.DataSheet4U.com

DataSheet4U.com

ataSheet4U.com



42/156

POWER SAVING MODES (Cont'd)

8.4.2.1 Halt Mode Recommendations

- Make sure that an external event is available to wake up the microcontroller from Halt mode.
- When using an external interrupt to wake up the microcontroller, reinitialize the corresponding I/O as "Input Pull-up with Interrupt" before executing the HALT instruction. The main reason for this is that the I/O may be wrongly configured due to external interference or by an unforeseen logical condition.
- For the same reason, reinitialize the level sensitiveness of each external interrupt as a precautionary measure.
- The opcode for the HALT instruction is 0x8E. To avoid an unexpected HALT instruction due to a program counter failure, it is advised to clear all occurrences of the data value 0x8E from memory. For example, avoid defining a constant in ROM with the value 0x8E.
- As the HALT instruction clears the interrupt mask in the CC register to allow interrupts, the user may choose to clear all pending interrupt bits before executing the HALT instruction. This avoids entering other peripheral interrupt routines after executing the external interrupt routine corresponding to the wake-up event (reset or external interrupt).



43/156

www.DataSheet4U.com

9 I/O PORTS

9.1 INTRODUCTION

The I/O ports offer different functional modes: – transfer of data through digital inputs and outputs

and for specific pins:

- external interrupt generation
- alternate signal input/output for the on-chip peripherals.

An I/O port contains up to 8 pins. Each pin can be programmed independently as digital input (with or without interrupt generation) or digital output.

9.2 FUNCTIONAL DESCRIPTION

Each port has 2 main registers:

- Data Register (DR)
- Data Direction Register (DDR)

and one optional register:

- Option Register (OR)

Each I/O pin may be programmed using the corresponding register bits in the DDR and OR registers: bit X corresponding to pin X of the port. The same correspondence is used for the DR register.

The following description takes into account the OR register, (for specific ports which do not provide this register refer to the I/O Port Implementation section). The generic I/O block diagram is shown in Figure 30

9.2.1 Input Modes

The input configuration is selected by clearing the corresponding DDR register bit.

In this case, reading the DR register returns the digital value applied to the external I/O pin.

Different input modes can be selected by software through the OR register.

Notes:

44/156

1. Writing the DR register modifies the latch value but does not affect the pin status.

2. When switching from input to output mode, the DR register has to be written first to drive the correct level on the pin as soon as the port is configured as an output.

3. Do not use read/modify/write instructions (BSET or BRES) to modify the DR register

External interrupt function

When an I/O is configured as Input with Interrupt, an event on this I/O can generate an external interrupt request to the CPU. Each pin can independently generate an interrupt request. The interrupt sensitivity is independently programmable using the sensitivity bits in the EICR register.

Each external interrupt vector is linked to a dedicated group of I/O port pins (see pinout description and interrupt section). If several input pins are selected simultaneously as interrupt sources, these are first detected according to the sensitivity bits in the EICR register and then logically ORed.

The external interrupts are hardware interrupts, which means that the request latch (not accessible directly by the application) is automatically cleared when the corresponding interrupt vector is fetched. To clear an unwanted pending interrupt by software, the sensitivity bits in the EICR register must be modified.

9.2.2 Output Modes

The output configuration is selected by setting the corresponding DDR register bit. In this case, writing the DR register applies this digital value to the I/O pin through the latch. Then reading the DR register returns the previously stored value.

Two different output modes can be selected by software through the OR register: Output push-pull and open-drain.

DR register value and output pin status:

DR	Push-pull	Open-drain
0	V _{SS}	Vss
1	V _{DD}	Floating

9.2.3 Alternate Functions

When an on-chip peripheral is configured to use a pin, the alternate function is automatically selected. This alternate function takes priority over the standard I/O programming.

When the signal is coming from an on-chip peripheral, the I/O pin is automatically configured in output mode (push-pull or open drain according to the peripheral).

When the signal is going to an on-chip peripheral, the I/O pin must be configured in input mode. In this case, the pin state is also digitally readable by addressing the DR register.

Note: Input pull-up configuration can cause unexpected value at the input of the alternate peripheral input. When an on-chip peripheral use a pin as input and output, this pin has to be configured in input floating mode.

57

I/O PORTS (Cont'd)

Figure 30. I/O Port General Block Diagram




Table 10. I/O Port Mode Options

Configuration Mode		iguration Mode Pull-Up P-Buffer		Diodes	
		Full-Op	Рип-ор Р-Винег		to V _{SS}
Input	Floating with/without Interrupt	Off	Off		
input	Pull-up with/without Interrupt	On		On	
	Push-pull	Off	On	On	On
Output	Open Drain (logic level)		Off		
	True Open Drain	NI	NI	NI (see note)	

Legend: NI - not implemented

Off - implemented not activated On - implemented and activated **Note**: The diode to V_{DD} is not implemented in the true open drain pads. A local protection between the pad and V_{SS} is implemented to protect the device against positive stress.


45/156

www.DataSheet4U.com

DataSheet4U.com

I/O PORTS (Cont'd)

Table 11. I/O Port Configurations



Notes:

- 1. When the I/O port is in input configuration and the associated alternate function is enabled as an output, reading the DR register will read the alternate function output status.
- When the I/O port is in output configuration and the associated alternate function is enabled as an input, the alternate function reads the pin status given by the DR register content.

46/156



www.DataSheet4U.com

DataSheet4U.com

I/O PORTS (Cont'd)

CAUTION: The alternate function must not be activated as long as the pin is configured as input with interrupt, in order to avoid generating spurious interrupts.

Analog alternate function

When the pin is used as an ADC input, the I/O must be configured as floating input. The analog multiplexer (controlled by the ADC registers) switches the analog voltage present on the selected pin to the common analog rail which is connected to the ADC input.

It is recommended not to change the voltage level or loading on any port pin while conversion is in progress. Furthermore it is recommended not to have clocking pins located close to a selected analog pin.


WARNING: The analog input voltage level must be within the limits stated in the absolute maximum ratings.

9.3 I/O PORT IMPLEMENTATION

The hardware implementation on each I/O port depends on the settings in the DDR and OR registers and specific feature of the I/O port such as ADC Input or true open drain.

Switching these I/O ports from one state to another should be done in a sequence that prevents unwanted side effects. Recommended safe transitions are illustrated in Figure 31 Other transitions are potentially risky and should be avoided, since they are likely to present unwanted side-effects such as spurious interrupt generation.

Figure 31. Interrupt I/O Port State Transitions



9.4 LOW POWER MODES

Mode	Description				
WAIT	No effect on I/O ports. External interrupts cause the device to exit from WAIT mode.				
HALT	No effect on I/O ports. External interrupts cause the device to exit from HALT mode.				

9.5 INTERRUPTS

The external interrupt event generates an interrupt if the corresponding configuration is selected with DDR and OR registers and the interrupt mask in the CC register is not active (RIM instruction).

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
External interrupt on selected external event	-	DDRx ORx	Yes	Yes



I/O PORTS (Cont'd)

9.5.1 I/O Port Implementation

The I/O port register configurations are summarised as follows.

Standard Ports

PA5:4, PC7:0, PD5:0, PE1:0, PF7:6, 4

MODE	DDR	OR
floating input	0	0
pull-up input	0	1
open drain output	1	0
push-pull output	1	1

Interrupt Ports

PB4, PB2:0, PF1:0 (with pull-up)

MODE	DDR	OR
floating input	0	0
pull-up interrupt input	0	1
open drain output	1	0
push-pull output	1	1

Table 12. Port Configuration

PA3, PB3, PF2 (without pull-up)

MODE	DDR	OR
floating input	0	0
floating interrupt input	0	1
open drain output	1	0
push-pull output	1	1

True Open Drain Ports

PA7:6

MODE	DDR
floating input	0
open drain (high sink ports)	1

Port	Pin name	I	nput	Ou	tput
Port	Fin name	OR = 0	OR = 1	OR = 0	OR = 1
	PA7:6	fl	oating	true op	en-drain
Port A	PA5:4	floating	pull-up	open drain	push-pull
	PA3	floating	floating interrupt	open drain	push-pull
Port B	PB3	floating	floating interrupt	open drain	push-pull
FUILD	PB4, PB2:0	floating	pull-up interrupt	open drain	push-pull
Port C	PC7:0	floating	pull-up	open drain	push-pull
Port D	PD5:0	floating	pull-up	open drain	push-pull
Port E	PE1:0	floating	pull-up	open drain	push-pull
	PF7:6, 4	floating	pull-up	open drain	push-pull
Port F	PF2	floating	floating interrupt	open drain	push-pull
	PF1:0	floating	pull-up interrupt	open drain	push-pull

48/156



www.DataSheet4U.com

I/O PORTS (Cont'd)

Table 13. I/O Port Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
	t Value ort registers	0	0	0	0	0	0	0	0
0000h	PADR								
0001h	PADDR	MSB							LSB
0002h	PAOR								
0003h	PBDR								
0004h	PBDDR	MSB							LSB
0005h	PBOR								
0006h	PCDR	MSB							
0007h	PCDDR		MSB						
0008h	PCOR								
0009h	PDDR								
000Ah	PDDDR	MSB							LSB
000Bh	PDOR								
000Ch	PEDR								
000Dh	PEDDR	MSB							LSB
000Eh	PEOR								
000Fh	PFDR								
0010h	PFDDR	MSB							LSB
0011h	PFOR								

49/156

www.DataSheet4U.com

www.DataSheet4U.com

10 ON-CHIP PERIPHERALS

10.1 WATCHDOG TIMER (WDG)

10.1.1 Introduction

The Watchdog timer is used to detect the occurrence of a software fault, usually generated by external interference or by unforeseen logical conditions, which causes the application program to abandon its normal sequence. The Watchdog circuit generates an MCU reset on expiry of a programmed time period, unless the program refreshes the counter's contents before the T6 bit becomes cleared.

10.1.2 Main Features

- Programmable timer
- Programmable reset
- Reset (if watchdog activated) when the T6 bit reaches zero
- Optional reset on HALT instruction (configurable by option byte)
- Hardware Watchdog selectable by option byte

10.1.3 Functional Description

The counter value stored in the Watchdog Control register (WDGCR bits T[6:0]), is decremented every 16384 f_{OSC2} cycles (approx.), and the length of the timeout period can be programmed by the user in 64 increments.


If the watchdog is activated (the WDGA bit is set) and when the 7-bit timer (bits T[6:0]) rolls over from 40h to 3Fh (T6 becomes cleared), it initiates a reset cycle pulling low the reset pin for typically 500ns.

The application program must write in the WDGCR register at regular intervals during normal operation to prevent an MCU reset. The value to be stored in the WDGCR register must be between FFh and C0h:

- The WDGA bit is set (watchdog enabled)
- The T6 bit is set to prevent generating an immediate reset
- The T[5:0] bits contain the number of increments which represents the time delay before the watchdog produces a reset (see Figure 33. Approximate Timeout Duration). The timing varies between a minimum and a maximum value due to the unknown status of the prescaler when writing to the WDGCR register (see Figure 34).

Following a reset, the watchdog is disabled. Once activated it cannot be disabled, except by a reset.

The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is cleared). If the watchdog is activated, the HALT instruction will generate a Reset.



50/156

www.DataSheet4U.com

DataSheet4U.com

WATCHDOG TIMER (Cont'd)


10.1.4 How to Program the Watchdog Timeout

Figure 33 shows the linear relationship between the 6-bit value to be loaded in the Watchdog Counter (CNT) and the resulting timeout duration in milliseconds. This can be used for a quick calculation without taking the timing variations into account. If

Figure 33. Approximate Timeout Duration

more precision is needed, use the formulae in Figure 34.

Caution: When writing to the WDGCR register, always write 1 in the T6 bit to avoid generating an immediate reset.



www.DataSheet4U.com

DataSheet4U.com

57

www.DataSheet4U.com

WATCHDOG TIMER (Cont'd)

Figure 34. Exact Timeout Duration (t_{min} and t_{max})

WHERE:

 $t_{min0} = (LSB + 128) \times 64 \times t_{OSC2}$ $t_{max0} = 16384 \times t_{OSC2}$

 t_{OSC2} = 125ns if f_{OSC2} =8 MHz

CNT = Value of T[5:0] bits in the WDGCR register (6 bits)

MSB and LSB are values from the table below depending on the timebase selected by the TB[1:0] bits in the MCCSR register

TB1 Bit (MCCSR Reg.)	TB0 Bit (MCCSR Reg.)	Selected MCCSR Timebase	MSB	LSB
0	0	2ms	4	59
0	1	4ms	8	53
1	0	10ms	20	35
1	1	25ms	49	54

To calculate the minimum Watchdog Timeout (t_{min}):

IF CNT < $\left[\frac{\text{MSB}}{4}\right]$

To calculate the maximum Watchdog Timeout (t_{max}):

IF
$$CNT \le \left[\frac{MSB}{4}\right]$$
 THEN $t_{max} = t_{max0} + 16384 \times CNT \times t_{osc2}$
ELSE $t_{max} = t_{max0} + \left[16384 \times \left(CNT - \left[\frac{4CNT}{MSB}\right]\right) + (192 + LSB) \times 64 \times \left[\frac{4CNT}{MSB}\right]\right] \times t_{osc2}$

Note: In the above formulae, division results must be rounded down to the next integer value. **Example:**

With 2ms timeout selected in MCCSR register

t _{min}	t _{max}
1.496	2.048
128	128.552
	1.496

52/156

www.DataSheet4U.com

WATCHDOG TIMER (Cont'd)

10.1.5 Low Power Modes

Mode	Description		
SLOW	No effect on	Watchdog.	
WAIT	No effect on	Watchdog.	
	OIE bit in	WDGHALT bit	
	MCCSR	in Option	
	register	Byte	
	0	0	No Watchdog reset is generated. The MCU enters Halt mode. The Watch- dog counter is decremented once and then stops counting and is no longer able to generate a watchdog reset until the MCU receives an external inter- rupt or a reset.
HALT			If an external interrupt is received, the Watchdog restarts counting after 256 or 4096 CPU clocks. If a reset is generated, the Watchdog is disabled (reset state) unless Hardware Watchdog is selected by option byte. For application recommendations see Section 10.1.7 below.
	0	1	A reset is generated.
	1	x	No reset is generated. The MCU enters Active Halt mode. The Watchdog counter is not decremented. It stop counting. When the MCU receives an oscillator interrupt or external interrupt, the Watchdog restarts counting immediately. When the MCU receives a reset the Watchdog restarts counting after 256 or 4096 CPU clocks.

10.1.6 Hardware Watchdog Option

If Hardware Watchdog is selected by option byte, the watchdog is always active and the WDGA bit in the WDGCR is not used. Refer to the Option Byte description.

10.1.7 Using Halt Mode with the WDG (WDGHALT option)

The following recommendation applies if Halt mode is used when the watchdog is enabled.

 Before executing the HALT instruction, refresh the WDG counter, to avoid an unexpected WDG reset immediately after waking up the microcontroller.

10.1.8 Interrupts

None.

10.1.9 Register Description CONTROL REGISTER (WDGCR)

Read/Write

Reset Value: 0111 1111 (7Fh)

7							0
WDGA	Т6	T5	T4	Т3	T2	T1	то

Bit 7 = **WDGA** Activation bit.

This bit is set by software and only cleared by hardware after a reset. When WDGA = 1, the watchdog can generate a reset. 0: Watchdog disabled 1: Watchdog enabled

Note: This bit is not used if the hardware watchdog option is enabled by option byte.

Bit 6:0 = **T[6:0]** 7-bit counter (MSB to LSB). These bits contain the value of the watchdog counter. It is decremented every 16384 f_{OSC2} cycles (approx.). A reset is produced when it rolls over from 40h to 3Fh (T6 becomes cleared).

ww.DataSheet4U.com



53/156

Table 14	. Watchdog	Timer Registe	r Map and Reset Values
----------	------------	----------------------	------------------------

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
002Ah	WDGCR	WDGA	T6	T5	T4	T3	T2	T1	Т0
UUZAII	Reset Value	0	1	1	1	1	1	1	1

54/156



www.DataSheet4U.com

www.DataSheet4U.com

10.2 MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC)

The Main Clock Controller consists of three different functions:

- a programmable CPU clock prescaler
- a clock-out signal to supply external devices
- a real time clock timer with interrupt capability

Each function can be used independently and simultaneously.

10.2.1 Programmable CPU Clock Prescaler

The programmable CPU clock prescaler supplies the clock for the ST7 CPU and its internal peripherals. It manages SLOW power saving mode (See Section 8.2 SLOW MODE for more details).

The prescaler selects the f_{CPU} main clock frequency and is controlled by three bits in the MCCSR register: CP[1:0] and SMS.

10.2.2 Clock-out Capability

The clock-out capability is an alternate function of an I/O port pin that outputs a f_{OSC2} clock to drive

external devices. It is controlled by the MCO bit in the MCCSR register.

CAUTION: When selected, the clock out pin suspends the clock during ACTIVE-HALT mode.

10.2.3 Real Time Clock Timer (RTC)


The counter of the real time clock timer allows an interrupt to be generated based on an accurate real time clock. Four different time bases depending directly on f_{OSC2} are available. The whole functionality is controlled by four bits of the MCC-SR register: TB[1:0], OIE and OIF.

When the RTC interrupt is enabled (OIE bit set), the ST7 enters ACTIVE-HALT mode when the HALT instruction is executed. See Section 8.4 AC-TIVE-HALT AND HALT MODES for more details.

10.2.4 Beeper

The beep function is controlled by the MCCBCR register. It can output three selectable frequencies on the BEEP pin (I/O port alternate function).

Figure 35. Main Clock Controller (MCC/RTC) Block Diagram



www.DataSheet4U.com

DataSheet4U.com

)ataSheet4U.com

www.DataSheet4U.com

MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK (Cont'd)

10.2.5 Low Power Modes

Mode	Description
WAIT	No effect on MCC/RTC peripheral. MCC/RTC interrupt cause the device to exit from WAIT mode.
ACTIVE- HALT	No effect on MCC/RTC counter (OIE bit is set), the registers are frozen. MCC/RTC interrupt cause the device to exit from ACTIVE-HALT mode.
HALT	MCC/RTC counter and registers are frozen. MCC/RTC operation resumes when the MCU is woken up by an interrupt with "exit from HALT" capability.

10.2.6 Interrupts

The MCC/RTC interrupt event generates an interrupt if the OIE bit of the MCCSR register is set and the interrupt mask in the CC register is not active (RIM instruction).

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
Time base overflow event	OIF	OIE	Yes	No ¹⁾

Note:

The MCC/RTC interrupt wakes up the MCU from ACTIVE-HALT mode, not from HALT mode.

10.2.7 Register Description MCC CONTROL/STATUS REGISTER (MCCSR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
мсо	CP1	CP0	SMS	TB1	TB0	OIE	OIF

Bit 7 = **MCO** Main clock out selection

This bit enables the MCO alternate function on the PF0 I/O port. It is set and cleared by software.

0: MCO alternate function disabled (I/O pin free for general-purpose I/O)

1: MCO alternate function enabled (f_{CPU} on I/O port)

Note: To reduce power consumption, the MCO function is not active in ACTIVE-HALT mode.

56/156

Bit 6:5 = CP[1:0] CPU clock prescaler

These bits select the CPU clock prescaler which is applied in the different slow modes. Their action is conditioned by the setting of the SMS bit. These two bits are set and cleared by software

f _{CPU} in SLOW mode	CP1	CP0
f _{OSC2} / 2	0	0
f _{OSC2} / 4	0	1
f _{OSC2} / 8	1	0
f _{OSC2} / 16	1	1

Bit 4 = **SMS** Slow mode select

This bit is set and cleared by software.

0: Normal mode. $f_{CPU} = f_{OSC2}$

1: Slow mode. f_{CPU} is given by CP1, CP0 See Section 8.2 SLOW MODE and Section 10.2 MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) for more details.

Bit 3:2 = TB[1:0] Time base control

These bits select the programmable divider time base. They are set and cleared by software.

Counter	Time	TB1	тво		
Prescaler	f _{OSC2} =4MHz	f _{OSC2} =8MHz	101	100	
16000	4ms	2ms	0	0	
32000	8ms	4ms	0	1	
80000	20ms	10ms	1	0	
200000	50ms	25ms	1	1	

A modification of the time base is taken into account at the end of the current period (previously set) to avoid an unwanted time shift. This allows to use this time base as a real time clock.

Bit 1 = **OIE** Oscillator interrupt enable

This bit set and cleared by software.

0: Oscillator interrupt disabled

1: Oscillator interrupt enabled

This interrupt can be used to exit from ACTIVE-HALT mode.

When this bit is set, calling the ST7 software HALT instruction enters the ACTIVE-HALT power saving mode.



www.DataSheet4U.com

MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK (Cont'd)

Bit 0 = **OIF** Oscillator interrupt flag

This bit is set by hardware and cleared by software reading the MCCSR register. It indicates when set that the main oscillator has reached the selected elapsed time (TB1:0).

0: Timeout not reached 1: Timeout reached

CAUTION: The BRES and BSET instructions must not be used on the MCCSR register to avoid unintentionally clearing the OIF bit.

MCC BEEP CONTROL REGISTER (MCCBCR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
0	0	0	0	0	0	BC1	BC0

Bit 7:2 = Reserved, must be kept cleared.

Bit 1:0 = **BC[1:0]** *Beep control*

These 2 bits select the PF1 pin beep capability.

BC1	BC0	Beep mode with f _{OSC2} =8MHz					
0	0	Off					
0	1	~2-KHz	Output				
1	0	~1-KHz	Beep signal				
1	1	~500-Hz	~50% duty cycle				

The beep output signal is available in ACTIVE-HALT mode but has to be disabled to reduce the consumption.

Table 15. Main Clock Controller Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
002Bh	SICSR	VDS	VDIE	VDF	LVDRF		CFIE	CSSD	WDGRF
002611	Reset Value	0	0	0	х	0	0	0	х
002Ch	MCCSR	MCO	CP1	CP0	SMS	TB1	TB0	OIE	OIF
002Ch	Reset Value	0	0	0	0	0	0	0	0
002Dh	MCCBCR							BC1	BC0
002D11	Reset Value	0	0	0	0	0	0	0	0

DataSheet4U.com

<u>/</u>۲

10.3 16-BIT TIMER

10.3.1 Introduction

The timer consists of a 16-bit free-running counter driven by a programmable prescaler.

It may be used for a variety of purposes, including pulse length measurement of up to two input signals (*input capture*) or generation of up to two output waveforms (*output compare* and *PWM*).

Pulse lengths and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler and the CPU clock prescaler.

Some ST7 devices have two on-chip 16-bit timers. They are completely independent, and do not share any resources. They are synchronized after a MCU reset as long as the timer clock frequencies are not modified.

This description covers one or two 16-bit timers. In ST7 devices with two timers, register names are prefixed with TA (Timer A) or TB (Timer B).

10.3.2 Main Features

- Programmable prescaler: f_{CPU} divided by 2, 4 or 8.
- Overflow status flag and maskable interrupt
- External clock input (must be at least 4 times slower than the CPU clock speed) with the choice of active edge
- 1 or 2 Output Compare functions each with:
 - 2 dedicated 16-bit registers
 - 2 dedicated programmable signals
 - 2 dedicated status flags
 - 1 dedicated maskable interrupt
- 1 or 2 Input Capture functions each with:
 - 2 dedicated 16-bit registers
 - 2 dedicated active edge selection signals
 - 2 dedicated status flags
 - 1 dedicated maskable interrupt
- Pulse width modulation mode (PWM)
- One pulse mode
- Reduced Power Mode
- 5 alternate functions on I/O ports (ICAP1, ICAP2, OCMP1, OCMP2, EXTCLK)*

The Block Diagram is shown in Figure 36.

*Note: Some timer pins may not available (not bonded) in some ST7 devices. Refer to the device pin out description.

When reading an input signal on a non-bonded pin, the value will always be '1'.

10.3.3 Functional Description

10.3.3.1 Counter

The main block of the Programmable Timer is a 16-bit free running upcounter and its associated 16-bit registers. The 16-bit registers are made up of two 8-bit registers called high & low.

Counter Register (CR):

- Counter High Register (CHR) is the most significant byte (MS Byte).
- Counter Low Register (CLR) is the least significant byte (LS Byte).

Alternate Counter Register (ACR)

- Alternate Counter High Register (ACHR) is the most significant byte (MS Byte).
- Alternate Counter Low Register (ACLR) is the least significant byte (LS Byte).

These two read-only 16-bit registers contain the same value but with the difference that reading the ACLR register does not clear the TOF bit (Timer overflow flag), located in the Status register, (SR), (see note at the end of paragraph titled 16-bit read sequence).

Writing in the CLR register or ACLR register resets the free running counter to the FFFCh value. Both counters have a reset value of FFFCh (this is the only value which is reloaded in the 16-bit timer). The reset value of both counters is also FFFCh in One Pulse mode and PWM mode.

The timer clock depends on the clock control bits of the CR2 register, as illustrated in Table 16 Clock Control Bits. The value in the counter register repeats every 131072, 262144 or 524288 CPU clock cycles depending on the CC[1:0] bits.


The timer frequency can be $f_{CPU}/2$, $f_{CPU}/4$, $f_{CPU}/8$ or an external frequency.



58/156

16-BIT TIMER (Cont'd)

Figure 36. Timer Block Diagram



59/156

www.DataSheet4U.com


DataSheet4U.com

57

16-BIT TIMER (Cont'd)

16-bit read sequence: (from either the Counter Register or the Alternate Counter Register).

Beginning of the sequence



Sequence completed

The user must read the MS Byte first, then the LS Byte value is buffered automatically.

This buffered value remains unchanged until the 16-bit read sequence is completed, even if the user reads the MS Byte several times.

After a complete reading sequence, if only the CLR register or ACLR register are read, they return the LS Byte of the count value at the time of the read.

Whatever the timer mode used (input capture, output compare, one pulse mode or PWM mode) an overflow occurs when the counter rolls over from FFFFh to 0000h then:

- The TOF bit of the SR register is set.
- A timer interrupt is generated if:
 - TOIE bit of the CR1 register is set and
 - I bit of the CC register is cleared.

If one of these conditions is false, the interrupt remains pending to be issued as soon as they are both true. Clearing the overflow interrupt request is done in two steps:

1. Reading the SR register while the TOF bit is set. 2. An access (read or write) to the CLR register.

Notes: The TOF bit is not cleared by accesses to ACLR register. The advantage of accessing the ACLR register rather than the CLR register is that it allows simultaneous use of the overflow function and reading the free running counter at random times (for example, to measure elapsed time) without the risk of clearing the TOF bit erroneously.

The timer is not affected by WAIT mode.

In HALT mode, the counter stops counting until the mode is exited. Counting then resumes from the previous count (MCU awakened by an interrupt) or from the reset count (MCU awakened by a Reset).

10.3.3.2 External Clock

The external clock (where available) is selected if CC0=1 and CC1=1 in the CR2 register.

The status of the EXEDG bit in the CR2 register determines the type of level transition on the external clock pin EXTCLK that will trigger the free running counter.

The counter is synchronized with the falling edge of the internal CPU clock.

A minimum of four falling edges of the CPU clock must occur between two consecutive active edges of the external clock; thus the external clock frequency must be less than a quarter of the CPU clock frequency.



www.DataSheet4U.com

DataSheet4U.com

60/156

16-BIT TIMER (Cont'd)

Figure 37. Counter Timing Diagram, internal clock divided by 2




Figure 38. Counter Timing Diagram, internal clock divided by 4





Figure 39. Counter Timing Diagram, internal clock divided by 8



Note: The MCU is in reset state when the internal reset signal is high, when it is low the MCU is running.

<u>/</u>۲

61/156

www.DataSheet4U.com

16-BIT TIMER (Cont'd)

10.3.3.3 Input Capture

In this section, the index, *i*, may be 1 or 2 because there are 2 input capture functions in the 16-bit timer.

The two 16-bit input capture registers (IC1R and IC2R) are used to latch the value of the free running counter after a transition is detected on the ICAP*i* pin (see figure 5).

	MS Byte	LS Byte
ICiR	IC <i>i</i> HR	IC <i>i</i> LR

IC*i*R register is a read-only register.

The active transition is software programmable through the IEDG*i* bit of Control Registers (CR*i*).

Timing resolution is one count of the free running counter: $(f_{CPU}/CC[1:0])$.

Procedure:

To use the input capture function select the following in the CR2 register:

- Select the timer clock (CC[1:0]) (see Table 16 Clock Control Bits).
- Select the edge of the active transition on the ICAP2 pin with the IEDG2 bit (the ICAP2 pin must be configured as floating input or input with pull-up without interrupt if this configuration is available).

And select the following in the CR1 register:

- Set the ICIE bit to generate an interrupt after an input capture coming from either the ICAP1 pin or the ICAP2 pin
- Select the edge of the active transition on the ICAP1 pin with the IEDG1 bit (the ICAP1pin must be configured as floating input or input with pullup without interrupt if this configuration is available).

When an input capture occurs:

- ICF*i* bit is set.
- The IC*i*R register contains the value of the free running counter on the active transition on the ICAP*i* pin (see Figure 41).
- A timer interrupt is generated if the ICIE bit is set and the I bit is cleared in the CC register. Otherwise, the interrupt remains pending until both conditions become true.

Clearing the Input Capture interrupt request (i.e. clearing the ICF*i* bit) is done in two steps:

- 1. Reading the SR register while the ICF*i* bit is set.
- 2. An access (read or write) to the ICiLR register.

Notes:

- 1. After reading the IC*i*HR register, transfer of input capture data is inhibited and ICF*i* will never be set until the IC*i*LR register is also read.
- 2. The IC*i*R register contains the free running counter value which corresponds to the most recent input capture.
- 3. The 2 input capture functions can be used together even if the timer also uses the 2 output compare functions.
- 4. In One pulse Mode and PWM mode only Input Capture 2 can be used.

5. The alternate inputs (ICAP1 & ICAP2) are always directly connected to the timer. So any transitions on these pins activates the input capture function. Moreover if one of the ICAP*i* pins is configured as an input and the second one as an output, an interrupt can be generated if the user toggles the output pin and if the ICIE bit is set. This can be avoided if the input capture function *i* is disabled by reading the IC*i*HR (see note 1).

6. The TOF bit can be used with interrupt generation in order to measure events that go beyond the timer range (FFFFh).




www.DataSheet4U.com

www.DataSheet4U.com

DataSheet4U.com

62/156

16-BIT TIMER (Cont'd)







Figure 41. Input Capture Timing Diagram



DataSheet4U.com

63/156

www.DataSheet4U.com

16-BIT TIMER (Cont'd)

10.3.3.4 Output Compare

In this section, the index, *i*, may be 1 or 2 because there are 2 output compare functions in the 16-bit timer.

This function can be used to control an output waveform or indicate when a period of time has elapsed.

When a match is found between the Output Compare register and the free running counter, the output compare function:

- Assigns pins with a programmable value if the OC*i*E bit is set
- Sets a flag in the status register
- Generates an interrupt if enabled

Two 16-bit registers Output Compare Register 1 (OC1R) and Output Compare Register 2 (OC2R) contain the value to be compared to the counter register each timer clock cycle.

	MS Byte	LS Byte
OC <i>i</i> R	OC <i>i</i> HR	OC <i>i</i> LR

These registers are readable and writable and are not affected by the timer hardware. A reset event changes the OC_iR value to 8000h.

Timing resolution is one count of the free running counter: $(f_{CPU/CC[1:0]})$.

Procedure:

To use the output compare function, select the following in the CR2 register:

- Set the OC*i*E bit if an output is needed then the OCMP*i* pin is dedicated to the output compare *i* signal.
- Select the timer clock (CC[1:0]) (see Table 16 Clock Control Bits).

And select the following in the CR1 register:

- Select the OLVL*i* bit to applied to the OCMP*i* pins after the match occurs.
- Set the OCIE bit to generate an interrupt if it is needed.

When a match is found between OCRi register and CR register:

- OCFi bit is set.

- The OCMP*i* pin takes OLVL*i* bit value (OCMP*i* pin latch is forced low during reset).
- A timer interrupt is generated if the OCIE bit is set in the CR1 register and the I bit is cleared in the CC register (CC).

The OC*i*R register value required for a specific timing application can be calculated using the following formula:

$$\Delta \text{ OC} i \text{R} = \frac{\Delta t * f_{\text{CPU}}}{\text{PRESC}}$$

Where:

- Δt = Output compare period (in seconds)
- f_{CPU} = CPU clock frequency (in hertz)
- PRESC = Timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits, see Table 16 Clock Control Bits)

If the timer clock is an external clock, the formula is:

$$\Delta \text{ OC}i\text{R} = \Delta t * f_{\text{FXT}}$$

Where:

 Δt = Output compare period (in seconds)

f_{EXT} = External timer clock frequency (in hertz)

Clearing the output compare interrupt request (i.e. clearing the OCF*i* bit) is done by:

- 1. Reading the SR register while the OCF*i* bit is set.
- 2. An access (read or write) to the OC/LR register.

The following procedure is recommended to prevent the OCF*i* bit from being set between the time it is read and the write to the OC*i*R register:

- Write to the OC*i*HR register (further compares are inhibited).
- Read the SR register (first step of the clearance of the OCF*i* bit, which may be already set).
- Write to the OC*i*LR register (enables the output compare function and clears the OCF*i* bit).



16-BIT TIMER (Cont'd)

Notes:

- 1. After a processor write cycle to the OC*i*HR register, the output compare function is inhibited until the OC*i*LR register is also written.
- 2. If the OC*i*E bit is not set, the OCMP*i* pin is a general I/O port and the OLVL*i* bit will not appear when a match is found but an interrupt could be generated if the OCIE bit is set.
- 3. When the timer clock is f_{CPU}/2, OCF*i* and OCMP*i* are set while the counter value equals the OC*i*R register value (see Figure 43 on page 67). This behaviour is the same in OPM or PWM mode.

When the timer clock is $f_{CPU}/4$, $f_{CPU}/8$ or in external clock mode, OCF*i* and OCMP*i* are set while the counter value equals the OC*i*R register value plus 1 (see Figure 44 on page 67).


- 4. The output compare functions can be used both for generating external events on the OCMP*i* pins even if the input capture mode is also used.
- 5. The value in the 16-bit OC*i*R register and the OLV*i* bit should be changed after each successful comparison in order to control an output waveform or establish a new elapsed timeout.

Figure 42. Output Compare Block Diagram

Forced Compare Output capability

When the FOLV*i* bit is set by software, the OLVL*i* bit is copied to the OCMP*i* pin. The OLV*i* bit has to be toggled in order to toggle the OCMP*i* pin when it is enabled (OC*i*E bit=1). The OCF*i* bit is then not set by hardware, and thus no interrupt request is generated.

The FOLVL*i* bits have no effect in both one pulse mode and PWM mode.



65/156

www.DataSheet4U.com

DataSheet4U.com

<u>ل</u>رک

16-BIT TIMER (Cont'd)





Figure 44. Output Compare Timing Diagram, f_{TIMER} =f_{CPU}/4





www.DataSheet4U.com

DataSheet4U.com

66/156

16-BIT TIMER (Cont'd)

10.3.3.5 One Pulse Mode


One Pulse mode enables the generation of a pulse when an external event occurs. This mode is selected via the OPM bit in the CR2 register.

The one pulse mode uses the Input Capture1 function and the Output Compare1 function.

Procedure:

To use one pulse mode:

- 1. Load the OC1R register with the value corresponding to the length of the pulse (see the formula in the opposite column).
- 2. Select the following in the CR1 register:
 - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after the pulse.
 - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin during the pulse.
 - Select the edge of the active transition on the ICAP1 pin with the IEDG1 bit (the ICAP1 pin must be configured as floating input).
- 3. Select the following in the CR2 register:
 - Set the OC1E bit, the OCMP1 pin is then dedicated to the Output Compare 1 function.
 - Set the OPM bit.
 - Select the timer clock CC[1:0] (see Table 16 Clock Control Bits).



Then, on a valid event on the ICAP1 pin, the counter is initialized to FFFCh and OLVL2 bit is loaded on the OCMP1 pin, the ICF1 bit is set and the value FFFDh is loaded in the IC1R register.

Because the ICF1 bit is set when an active edge occurs, an interrupt can be generated if the ICIE bit is set.

Clearing the Input Capture interrupt request (i.e. clearing the ICF*i* bit) is done in two steps:

- 1. Reading the SR register while the ICF*i* bit is set.
- 2. An access (read or write) to the ICiLR register.

The OC1R register value required for a specific timing application can be calculated using the following formula:

$$OC_{i}R Value = \frac{t \cdot f_{CPU}}{PRESC} - 5$$

Where:

t = Pulse period (in seconds)

 f_{CPU} = CPU clock frequency (in hertz)

PRESC = Timer prescaler factor (2, 4 or 8 depending on the CC[1:0] bits, see Table 16 Clock Control Bits)

If the timer clock is an external clock the formula is:

Where:

t = Pulse period (in seconds)

f_{EXT} = External timer clock frequency (in hertz)

When the value of the counter is equal to the value of the contents of the OC1R register, the OLVL1 bit is output on the OCMP1 pin, (See Figure 45).

Notes:


- 1. The OCF1 bit cannot be set by hardware in one pulse mode but the OCF2 bit can generate an Output Compare interrupt.
- 2. When the Pulse Width Modulation (PWM) and One Pulse Mode (OPM) bits are both set, the PWM mode is the only active one.
- 3. If OLVL1=OLVL2 a continuous signal will be seen on the OCMP1 pin.
- 4. The ICAP1 pin can not be used to perform input capture. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each time a valid edge occurs on the ICAP1 pin and ICF1 can also generates interrupt if ICIE is set.
- 5. When one pulse mode is used OC1R is dedicated to this mode. Nevertheless OC2R and OCF2 can be used to indicate a period of time has been elapsed but cannot generate an output waveform because the level OLVL2 is dedicated to the one pulse mode.

67/156


www.DataSheet4U.com

DataSheet4U.com

16-BIT TIMER (Cont'd)







Note: On timers with only 1 Output Compare register, a fixed frequency PWM signal can be generated using the output compare and the counter overflow to define the pulse length.

68/156

57

www.DataSheet4U.com

16-BIT TIMER (Cont'd)

10.3.3.6 Pulse Width Modulation Mode

Pulse Width Modulation (PWM) mode enables the generation of a signal with a frequency and pulse length determined by the value of the OC1R and OC2R registers.


Pulse Width Modulation mode uses the complete Output Compare 1 function plus the OC2R register, and so this functionality can not be used when PWM mode is activated.

In PWM mode, double buffering is implemented on the output compare registers. Any new values written in the OC1R and OC2R registers are taken into account only at the end of the PWM period (OC2) to avoid spikes on the PWM output pin (OCMP1).

Procedure

To use pulse width modulation mode:

- 1. Load the OC2R register with the value corresponding to the period of the signal using the formula in the opposite column.
- 2. Load the OC1R register with the value corresponding to the period of the pulse if (OLVL1=0 and OLVL2=1) using the formula in the opposite column.
- 3. Select the following in the CR1 register:
 - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after a successful comparison with the OC1R register.
 - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin after a successful comparison with the OC2R register.
- 4. Select the following in the CR2 register:
 - Set OC1E bit: the OCMP1 pin is then dedicated to the output compare 1 function.
 - Set the PWM bit.
 - Select the timer clock (CC[1:0]) (see Table 16 Clock Control Bits).



57

If OLVL1=1 and OLVL2=0 the length of the positive pulse is the difference between the OC2R and OC1R registers.

If OLVL1=OLVL2 a continuous signal will be seen on the OCMP1 pin.

The OC*i*R register value required for a specific timing application can be calculated using the following formula:

$$OC_{i}R Value = \frac{t \cdot t_{CPU}}{PRESC} - 5$$

Where:

- t = Signal or pulse period (in seconds)
- f_{CPU} = CPU clock frequency (in hertz)
- PRESC = Timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits, see Table 16 Clock Control Bits)

If the timer clock is an external clock the formula is:

$$OC/R = t * f_{FXT} - 5$$

Where:

t = Signal or pulse period (in seconds)

f_{EXT} = External timer clock frequency (in hertz)

The Output Compare 2 event causes the counter to be initialized to FFFCh (See Figure 46)

Notes:

- 1. After a write instruction to the OC*i*HR register, the output compare function is inhibited until the OC*i*LR register is also written.
- 2. The OCF1 and OCF2 bits cannot be set by hardware in PWM mode therefore the Output Compare interrupt is inhibited.
- 3. The ICF1 bit is set by hardware when the counter reaches the OC2R value and can produce a timer interrupt if the ICIE bit is set and the I bit is cleared.
- 4. In PWM mode the ICAP1 pin can not be used to perform input capture because it is disconnected to the timer. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each period and ICF1 can also generates interrupt if ICIE is set.
- 5. When the Pulse Width Modulation (PWM) and One Pulse Mode (OPM) bits are both set, the PWM mode is the only active one.

www.DataSheet4U.com

DataSheet4U.com

16-BIT TIMER (Cont'd) 10.3.4 Low Power Modes

Mode	Description
WAIT	No effect on 16-bit Timer. Timer interrupts cause the device to exit from WAIT mode.
	16-bit Timer registers are frozen.
HALT	In HALT mode, the counter stops counting until Halt mode is exited. Counting resumes from the previous count when the MCU is woken up by an interrupt with "exit from HALT mode" capability or from the counter reset value when the MCU is woken up by a RESET.
	If an input capture event occurs on the ICAP <i>i</i> pin, the input capture detection circuitry is armed. Consequent- ly, when the MCU is woken up by an interrupt with "exit from HALT mode" capability, the ICF <i>i</i> bit is set, and the counter value present when exiting from HALT mode is captured into the IC <i>i</i> R register.

10.3.5 Interrupts

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
Input Capture 1 event/Counter reset in PWM mode	ICF1	ICIE	Yes	No
Input Capture 2 event	ICF2		Yes	No
Output Compare 1 event (not available in PWM mode)	OCF1	OCIE	Yes	No
Output Compare 2 event (not available in PWM mode)	OCF2	OCIE	Yes	No
Timer Overflow event	TOF	TOIE	Yes	No

Note: The 16-bit Timer interrupt events are connected to the same interrupt vector (see Interrupts chapter). These events generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC register is reset (RIM instruction).

10.3.6 Summary of Timer modes

MODES	TIMER RESOURCES					
MODES	Input Capture 1	Input Capture 2	Output Compare 1	Output Compare 2		
Input Capture (1 and/or 2)	Yes	Yes	Yes	Yes		
Output Compare (1 and/or 2)	Yes	Yes	Yes	Yes		
One Pulse Mode	No	Not Recommended ¹⁾	No	Partially ²⁾		
PWM Mode	No	Not Recommended ³⁾	No	No		

1) See note 4 in Section 10.3.3.5 One Pulse Mode

2) See note 5 in Section 10.3.3.5 One Pulse Mode

3) See note 4 in Section 10.3.3.6 Pulse Width Modulation Mode



www.DataSheet4U.com

16-BIT TIMER (Cont'd)

10.3.7 Register Description

Each Timer is associated with three control and status registers, and with six pairs of data registers (16-bit values) relating to the two input captures, the two output compares, the counter and the alternate counter.

CONTROL REGISTER 1 (CR1)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
ICIE	OCIE	TOIE	FOLV2	FOLV1	OLVL2	IEDG1	OLVL1

Bit 7 = **ICIE** *Input Capture Interrupt Enable.* 0: Interrupt is inhibited.

1: A timer interrupt is generated whenever the ICF1 or ICF2 bit of the SR register is set.

Bit 6 = **OCIE** *Output Compare Interrupt Enable.* 0: Interrupt is inhibited.

1: A timer interrupt is generated whenever the OCF1 or OCF2 bit of the SR register is set.

Bit 5 = **TOIE** *Timer Overflow Interrupt Enable.* 0: Interrupt is inhibited.

1: A timer interrupt is enabled whenever the TOF bit of the SR register is set.

Bit 4 = FOLV2 Forced Output Compare 2.

- This bit is set and cleared by software.
- 0: No effect on the OCMP2 pin.
- 1: Forces the OLVL2 bit to be copied to the OCMP2 pin, if the OC2E bit is set and even if there is no successful comparison.

Bit 3 = FOLV1 Forced Output Compare 1.

- This bit is set and cleared by software. 0: No effect on the OCMP1 pin.
- Forces OLVL1 to be copied to the OCMP1 pin, if the OC1E bit is set and even if there is no successful comparison.

Bit 2 = OLVL2 Output Level 2.

This bit is copied to the OCMP2 pin whenever a successful comparison occurs with the OC2R register and OCxE is set in the CR2 register. This value is copied to the OCMP1 pin in One Pulse Mode and Pulse Width Modulation mode.

Bit 1 = IEDG1 Input Edge 1.

This bit determines which type of level transition on the ICAP1 pin will trigger the capture.0: A falling edge triggers the capture.1: A rising edge triggers the capture.

Bit 0 = OLVL1 Output Level 1.

The OLVL1 bit is copied to the OCMP1 pin whenever a successful comparison occurs with the OC1R register and the OC1E bit is set in the CR2 register.



71/156

www.DataSheet4U.com

16-BIT TIMER (Cont'd) CONTROL REGISTER 2 (CR2)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
OC1E	OC2E	OPM	PWM	CC1	CC0	IEDG2	EXEDG

Bit 7 = **OC1E** *Output Compare 1 Pin Enable.*

This bit is used only to output the signal from the timer on the OCMP1 pin (OLV1 in Output Compare mode, both OLV1 and OLV2 in PWM and one-pulse mode). Whatever the value of the OC1E bit, the Output Compare 1 function of the timer remains active.

- 0: OCMP1 pin alternate function disabled (I/O pin free for general-purpose I/O).
- 1: OCMP1 pin alternate function enabled.

Bit 6 = **OC2E** *Output Compare 2 Pin Enable.*

This bit is used only to output the signal from the timer on the OCMP2 pin (OLV2 in Output Compare mode). Whatever the value of the OC2E bit, the Output Compare 2 function of the timer remains active.

- 0: OCMP2 pin alternate function disabled (I/O pin free for general-purpose I/O).
- 1: OCMP2 pin alternate function enabled.

Bit 5 = OPM One Pulse Mode.

0: One Pulse Mode is not active.

1: One Pulse Mode is active, the ICAP1 pin can be used to trigger one pulse on the OCMP1 pin; the active transition is given by the IEDG1 bit. The length of the generated pulse depends on the contents of the OC1R register.

Bit 4 = **PWM** Pulse Width Modulation.

- 0: PWM mode is not active.
- 1: PWM mode is active, the OCMP1 pin outputs a programmable cyclic signal; the length of the pulse depends on the value of OC1R register; the period depends on the value of OC2R register.

Bit 3, 2 = CC[1:0] Clock Control.

The timer clock mode depends on these bits:

Table 16. Clock Control Bits

Timer Clock	CC1	CC0
f _{CPU} / 4	0	0
f _{CPU} / 2	0	1
f _{CPU} / 8	1	0
External Clock (where available)	1	1

Note: If the external clock pin is not available, programming the external clock configuration stops the counter.

Bit 1 = IEDG2 Input Edge 2.

This bit determines which type of level transition on the ICAP2 pin will trigger the capture. 0: A falling edge triggers the capture.

1: A rising edge triggers the capture.

Bit 0 = **EXEDG** *External Clock Edge*.

This bit determines which type of level transition on the external clock pin EXTCLK will trigger the counter register.

0: A falling edge triggers the counter register.

1: A rising edge triggers the counter register.

72/156



www.DataSheet4U.com

尾 a t a 🛠 U. c o

16-BIT TIMER (Cont'd) CONTROL/STATUS REGISTER (CSR)

Read Only (except bit 2 R/W)

Reset Value: xxxx x0xx (xxh)

	7							0
I	CF1	OCF1	TOF	ICF2	OCF2	TIMD	0	0

Bit 7 = ICF1 Input Capture Flag 1.

0: No input capture (reset value).

1: An input capture has occurred on the ICAP1 pin or the counter has reached the OC2R value in PWM mode. To clear this bit, first read the SR register, then read or write the low byte of the IC1R (IC1LR) register.

Bit 6 = **OCF1** Output Compare Flag 1.

0: No match (reset value).

1: The content of the free running counter has matched the content of the OC1R register. To clear this bit, first read the SR register, then read or write the low byte of the OC1R (OC1LR) register.

Bit 5 = **TOF** *Timer Overflow Flag.*

- 0: No timer overflow (reset value).
- 1: The free running counter rolled over from FFFFh to 0000h. To clear this bit, first read the SR register, then read or write the low byte of the CR (CLR) register.

Note: Reading or writing the ACLR register does not clear TOF.

Bit 4 = ICF2 Input Capture Flag 2.

- 0: No input capture (reset value).
- 1: An input capture has occurred on the ICAP2 pin. To clear this bit, first read the SR register, then read or write the low byte of the IC2R (IC2LR) register.

Bit 3 = OCF2 Output Compare Flag 2.

- 0: No match (reset value).
- 1: The content of the free running counter has matched the content of the OC2R register. To clear this bit, first read the SR register, then read or write the low byte of the OC2R (OC2LR) register.

Bit 2 = **TIMD** *Timer disable.*

This bit is set and cleared by software. When set, it freezes the timer prescaler and counter and disabled the output functions (OCMP1 and OCMP2 pins) to reduce power consumption. Access to the timer registers is still available, allowing the timer configuration to be changed, or the counter reset, while it is disabled.

0: Timer enabled

- 1: Timer prescaler, counter and outputs disabled
- Bits 1:0 = Reserved, must be kept cleared.



73/156

www.DataSheet4U.com

ST72324J/K

16-BIT TIMER (Cont'd) **INPUT CAPTURE 1 HIGH REGISTER (IC1HR)**

Read Only

_

Reset Value: Undefined

This is an 8-bit read only register that contains the high part of the counter value (transferred by the input capture 1 event).

7				0	
MSB				LSB	

INPUT CAPTURE 1 LOW REGISTER (IC1LR)

Read Only

Reset Value: Undefined

This is an 8-bit read only register that contains the low part of the counter value (transferred by the input capture 1 event).

7				0
MSB				LSB

OUTPUT **COMPARE 1 HIGH REGISTER** (OC1HR)

Read/Write

Reset Value: 1000 0000 (80h)

This is an 8-bit register that contains the high part of the value to be compared to the CHR register.

7		_	_	0	
MSB				LSB	

OUTPUT COMPARE 1 LOW REGISTER (OC1LR)

Read/Write

Reset Value: 0000 0000 (00h)

This is an 8-bit register that contains the low part of the value to be compared to the CLR register.

7				0	
MSB				LSB	



www.DataSheet4U.com

16-BIT TIMER (Cont'd)

OUTPUT COMPARE 2 HIGH REGISTER (OC2HR)

Read/Write

Reset Value: 1000 0000 (80h)

This is an 8-bit register that contains the high part of the value to be compared to the CHR register.

1				0	
MSB				LSB	

OUTPUT COMPARE 2 LOW REGISTER (OC2LR)

Read/Write

Reset Value: 0000 0000 (00h)

This is an 8-bit register that contains the low part of the value to be compared to the CLR register.

7				0	
MSB				LSB	

COUNTER HIGH REGISTER (CHR)

Read Only

~

Reset Value: 1111 1111 (FFh)

This is an 8-bit register that contains the high part of the counter value.

1				0	
MSB				LSB	

COUNTER LOW REGISTER (CLR)

Read Only

Reset Value: 1111 1100 (FCh)

This is an 8-bit register that contains the low part of the counter value. A write to this register resets the counter. An access to this register after accessing the CSR register clears the TOF bit.

7				0
MSB				LSB

ALTERNATE COUNTER HIGH REGISTER (ACHR)

Read Only

Reset Value: 1111 1111 (FFh)

This is an 8-bit register that contains the high part of the counter value.

7				0	
MSB				LSB	

ALTERNATE COUNTER LOW REGISTER (ACLR)

Read Only

Reset Value: 1111 1100 (FCh)

This is an 8-bit register that contains the low part of the counter value. A write to this register resets the counter. An access to this register after an access to CSR register does not clear the TOF bit in the CSR register.

7				0
MSB				LSB

INPUT CAPTURE 2 HIGH REGISTER (IC2HR)

Read Only

Reset Value: Undefined

This is an 8-bit read only register that contains the high part of the counter value (transferred by the Input Capture 2 event).

7				0
MSB				LSB

INPUT CAPTURE 2 LOW REGISTER (IC2LR)

Read Only Reset Value: Undefined

This is an 8-bit read only regist

This is an 8-bit read only register that contains the low part of the counter value (transferred by the Input Capture 2 event).

7				0
MSB				LSB

57

75/156

www.DataSheet4U.com

ST72324J/K

16-BIT TIMER (Cont'd)

Table 17. 16-Bit Timer Register Map and Reset Values

Address	Deviator								
Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
Timer A: 32	CR1	ICIE	OCIE	TOIE	FOLV2 ¹	FOLV1	OLVL2 ¹	IEDG1	OLVL1
Timer B: 42	Reset Value	0	0	0	0	0	0	0	0
Timer A: 31	CR2	OC1E	OC2E ¹	OPM	PWM	CC1	CC0	IEDG2 ¹	EXEDG
Timer B: 41	Reset Value	0	0	0	0	0	0	0	0
Timer A: 33	CSR	ICF1	OCF1	TOF	ICF2 ¹	OCF2 ¹	TIMD	-	-
Timer B: 43	Reset Value	х	х	х	х	х	0	х	х
Timer A: 34	IC1HR	MSB	-	-	-	-	-	-	LSB
Timer B: 44	Reset Value	-	-	-	-	-	-	-	-
Timer A: 35	IC1LR	MSB							LSB
Timer B: 45	Reset Value	-	-	-	-	-	-	-	-
Timer A: 36	OC1HR	MSB							LSB
Timer B: 46	Reset Value	-	-	-	-	-	-	-	-
Timer A: 37	OC1LR	MSB							LSB
Timer B: 47	Reset Value	-	-	-	-	-	-	-	-
-	OC2HR	MSB	_	_	_	_	_	_	LSB
Timer B: 4E	Reset Value	-	-	-	-	-	-	-	-
-	OC2LR	MSB	_	_	_	_	_	_	LSB
Timer B: 4F	Reset Value	-	-	-	-	-	-	-	-
Timer A: 38	CHR	MSB							LSB
Timer B: 48	Reset Value	1	1	1	1	1	1	1	1
Timer A: 39	CLR	MSB							LSB
Timer B: 49	Reset Value	1	1	1	1	1	1	0	0
Timer A: 3A	ACHR	MSB							LSB
Timer B: 4A	Reset Value	1	1	1	1	1	1	1	1
Timer A: 3B	ACLR	MSB							LSB
Timer B: 4B	Reset Value	1	1	1	1	1	1	0	0
-	IC2HR	MSB	_	_	_	-	_	_	LSB
Timer B: 4C	Reset Value	-	-	-	-	-	-	-	-
-	IC2LR	MSB	_	_	_	_	_	_	LSB
Timer B: 4D	Reset Value	-	-	-	-	-	-	-	-

¹These bits are not used in Timer A and must be kept cleared.

76/156



www.DataSheet4U.com

10.4 SERIAL PERIPHERAL INTERFACE (SPI)

10.4.1 Introduction

The Serial Peripheral Interface (SPI) allows fullduplex, synchronous, serial communication with external devices. An SPI system may consist of a master and one or more slaves however the SPI interface can not be a master in a multi-master system.

10.4.2 Main Features

- Full duplex synchronous transfers (on 3 lines)
- Simplex synchronous transfers (on 2 lines)
- Master or slave operation
- Six master mode frequencies (f_{CPU}/4 max.)
- f_{CPU}/2 max. slave mode frequency
- SS Management by software or hardware
- Programmable clock polarity and phase
- End of transfer interrupt flag
- Write collision, Master Mode Fault and Overrun flags

10.4.3 General Description

Figure 47 shows the serial peripheral interface (SPI) block diagram. There are 3 registers:

- SPI Control Register (SPICR)
- SPI Control/Status Register (SPICSR)
- SPI Data Register (SPIDR)

The SPI is connected to external devices through 3 pins:

- MISO: Master In / Slave Out data
- MOSI: Master Out / Slave In data
- SCK: Serial Clock out by SPI masters and input by SPI slaves
- SS: Slave select:

This input signal acts as a 'chip select' to let the SPI master communicate with slaves individually and to avoid contention on the data lines. Slave SS inputs can be driven by standard I/O ports on the master MCU.




Figure 47. Serial Peripheral Interface Block Diagram

77/156

www.DataSheet4U.com

10.4.3.1 Functional Description


A basic example of interconnections between a single master and a single slave is illustrated in Figure 48.

The MOSI pins are connected together and the MISO pins are connected together. In this way data is transferred serially between master and slave (most significant bit first).

The communication is always initiated by the master. When the master device transmits data to a slave device via MOSI pin, the slave device responds by sending data to the master device via the MISO pin. This implies full duplex communication with both data out and data in synchronized with the same clock signal (which is provided by the master device via the SCK pin).

To use a single data line, the MISO and MOSI pins must be connected at each node (in this case only simplex communication is possible).

Four possible data/clock timing relationships may be chosen (see Figure 51) but master and slave must be programmed with the same timing mode.



57

www.DataSheet4U.com

10.4.3.2 Slave Select Management

As an alternative to using the SS pin to control the Slave Select signal, the application can choose to manage the Slave Select signal by software. This is configured by the SSM bit in the SPICSR register (see Figure 50)

In software management, the external SS pin<u>is</u> free for other application uses and the internal SS signal level is driven by writing to the SSI bit in the SPICSR register.

In Master mode:

- SS internal must be held high continuously

Figure 49. Generic SS Timing Diagram

In Slave Mode:

There are two cases depending on the data/clock timing relationship (see Figure 49):

If CPHA=1 (data latched on 2nd clock edge):

- $\overline{\text{SS}}$ internal must be held low during the entire transmission. This implies that in single slave applications the SS pin either can be tied to V_{SS} , or made free for standard I/O by managing the SS function by software (SSM= 1 and SSI=0 in the in the SPICSR register)

If CPHA=0 (data latched on 1st clock edge):

- SS internal must be held low during byte transmission and pulled high between each byte to allow the slave to write to the shift register. If SS is not pulled high, a Write Collision error will occur when the slave writes to the shift register (see Section 10.4.5.3).





Figure 50. Hardware/Software Slave Select Management



www.DataSheet4U.com

DataSheet4U.com

10.4.3.3 Master Mode Operation

In master mode, the serial clock is output on the SCK pin. The clock frequency, polarity and phase are configured by software (refer to the description of the SPICSR register).

Note: The idle state of SCK must correspond to the polarity selected in the SPICSR register (by pulling up SCK if CPOL=1 or pulling down SCK if CPOL=0).

To operate the SPI in master mode, perform the following two steps in order (if the SPICSR register is not written first, the SPICR register setting may be not taken into account):

1. Write to the SPICSR register:

- Select the clock frequency by configuring the SPR[2:0] bits.
- Select the clock polarity and clock phase by configuring the CPOL and CPHA bits. Figure 51 shows the four possible configurations. **Note:** The slave must have the same CPOL and CPHA settings as the master.
- Either set the SSM bit and set the SSI bit or clear the SSM bit and tie the SS pin high for the complete byte transmit sequence.
- Write to the SPICR register:

 - Set the MSTR and SPE bits
 Mote: MSTR and SPE bits remain set only if SS is high).

The transmit sequence begins when software writes a byte in the SPIDR register.

10.4.3.4 Master Mode Transmit Sequence

When software writes to the SPIDR register, the data byte is loaded into the 8-bit shift register and then shifted out serially to the MOSI pin most significant bit first.

When data transfer is complete:

- The SPIF bit is set by hardware
- An interrupt request is generated if the SPIE bit is set and the interrupt mask in the CCR register is cleared.

Clearing the SPIF bit is performed by the following software sequence:

- 1. An access to the SPICSR register while the SPIF bit is set
- A read to the SPIDR register.

Note: While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

10.4.3.5 Slave Mode Operation

In slave mode, the serial clock is received on the SCK pin from the master device.

To operate the SPI in slave mode:

- 1. Write to the SPICSR register to perform the following actions:
 - Select the clock polarity and clock phase by configuring the CPOL and CPHA bits (see Figure 51). Note: The slave must have the same CPOL

and CPHA settings as the master.

- Manage the SS pin as described in Section 10.4.3.2 and Figure 49. If CPHA=1 SS must be held low continuously. If CPHA=0 SS must be held low during byte transmission and pulled up between each byte to let the slave write in the shift register write in the shift register.
- 2. Write to the SPICR register to clear the MSTR bit and set the SPE bit to enable the SPI I/O functions.

10.4.3.6 Slave Mode Transmit Sequence

When software writes to the SPIDR register, the data byte is loaded into the 8-bit shift register and then shifted out serially to the MISO pin most significant bit first.

The transmit sequence begins when the slave device receives the clock signal and the most significant bit of the data on its MOSI pin.

When data transfer is complete:

- The SPIF bit is set by hardware
- An interrupt request is generated if SPIE bit is set and interrupt mask in the CCR register is cleared.

Clearing the SPIF bit is performed by the following software sequence:

- 1. An access to the SPICSR register while the SPIF bit is set.
- 2. A write or a read to the SPIDR register.

Notes: While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

The SPIF bit can be cleared during a second transmission; however, it must be cleared before the second SPIF bit in order to prevent an Overrun condition (see Section 10.4.5.2).



80/156

10.4.4 Clock Phase and Clock Polarity

Four possible timing relationships may be chosen by software, using the CPOL and CPHA bits (See Figure 51).

Note: The idle state of SCK must correspond to the polarity selected in the SPICSR register (by pulling up SCK if CPOL=1 or pulling down SCK if CPOL=0).

The combination of the CPOL clock polarity and CPHA (clock phase) bits selects the data capture clock edge

Figure 51, shows an SPI transfer with the four combinations of the CPHA and CPOL bits. The diagram may be interpreted as a master or slave timing diagram where the SCK pin, the MISO pin, the MOSI pin are directly connected between the master and the slave device.

Note: If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.




Figure 51. Data Clock Timing Diagram

81/156

www.DataSheet4U.com

DataSheet4U.com

57

10.4.5 Error Flags

10.4.5.1 Master Mode Fault (MODF)

Master mode fault occurs when the master device has its SS pin pulled low.

When a Master mode fault occurs:

- The MODF bit is set and an SPI interrupt request is generated if the SPIE bit is set.
- The SPE bit is reset. This blocks all output from the device and disables the SPI peripheral.
- The MSTR bit is reset, thus forcing the device into slave mode.

Clearing the MODF bit is done through a software sequence:

1. A read access to the SPICSR register while the MODF bit is set.

2. A write to the SPICR register.

Notes: To avoid any conflicts in an application with multiple slaves, the SS pin must be pulled high during the MODF bit clearing sequence. The SPE and MSTR bits may be restored to their original state during or after this clearing sequence.

Hardware does not allow the user to set the SPE and MSTR bits while the MODF bit is set except in the MODF bit clearing sequence.

10.4.5.2 Overrun Condition (OVR)

An overrun condition occurs, when the master device has sent a data byte and the slave device has

not cleared the SPIF bit issued from the previously transmitted byte.

When an Overrun occurs:

 The OVR bit is set and an interrupt request is generated if the SPIE bit is set.

In this case, the receiver buffer contains the byte sent after the SPIF bit was last cleared. A read to the SPIDR register returns this byte. All other bytes are lost.

The OVR bit is cleared by reading the SPICSR register.

10.4.5.3 Write Collision Error (WCOL)

A write collision occurs when the software tries to write to the SPIDR register while a data transfer is taking place with an external device. When this happens, the transfer continues uninterrupted; and the software write will be unsuccessful.

Write collisions can occur both in master and slave mode. See also Section 10.4.3.2 Slave Select Management.


Note: a "read collision" will never occur since the received data byte is placed in a buffer in which access is always synchronous with the MCU operation.

The WCOL bit in the SPICSR register is set if a write collision occurs.

No SPI interrupt is generated when the WCOL bit is set (the WCOL bit is a status flag only).

Clearing the WCOL bit is done through a software sequence (see Figure 52).

Figure 52. Clearing the WCOL bit (Write Collision Flag) Software Sequence





www.DataSheet4U.com

DataSheet4U.com

10.4.5.4 Single Master Systems

A typical single master system may be configured, using an MCU as the master and four MCUs as slaves (see Figure 53).


The master device selects the individual slave devices by <u>using</u> four pins of a parallel port to control the four SS pins of the slave devices.

The \overline{SS} pins are pulled high during reset since the master device ports will be forced to be inputs at that time, thus disabling the slave devices.

Note: To prevent a bus conflict on the MISO line the master allows only one active slave device during a transmission.

For more security, the slave device may respond to the master with the received data byte. Then the master will receive the previous byte back from the slave device if all MISO and MOSI pins are connected and the slave has not written to its SPIDR register.

Other transmission security methods can use ports for handshake lines or data bytes with command fields.







www.DataSheet4U.com

DataSheet4U.com

<u>ل</u>حک

www.DataSheet4U.com

10.4.6 Low Power Modes

Mode	Description
WAIT	No effect on SPI. SPI interrupt events cause the device to exit from WAIT mode.
HALT	SPI registers are frozen. In HALT mode, the SPI is inactive. SPI oper- ation resumes when the MCU is woken up by an interrupt with "exit from HALT mode" ca- pability. The data received is subsequently read from the SPIDR register when the soft- ware is running (interrupt vector fetching). If several data are received before the wake- up event, then an overrun error is generated. This error can be detected after the fetch of the interrupt routine that woke up the device.

10.4.6.1 Using the SPI to wakeup the MCU from Halt mode

In slave configuration, the SPI is able to wakeup the ST7 device from HALT mode through a SPIF interrupt. The data received is subsequently read from the SPIDR register when the software is running (interrupt vector fetch). If multiple data transfers have been performed before software clears the SPIF bit, then the OVR bit is set by hardware. **Note:** When waking up from Halt mode, if the SPI remains in Slave mode, it is recommended to perform an extra communications cycle to bring the SPI from Halt mode state to normal state. If the SPI exits from Slave mode, it returns to normal state immediately.

Caution: The SPI can wake up the ST7 from Halt mode only if the Slave Select signal (external SS pin or the SSI bit in the SPICSR register) is low when the ST7 enters Halt mode. So if Slave selection is configured as external (see Section 10.4.3.2), make sure the master drives a low level on the SS pin when the slave enters Halt mode.

10.4.7 Interrupts

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
SPI End of Transfer Event	SPIF		Yes	Yes
Master Mode Fault Event	MODF	MODF SPIE		No
Overrun Error	OVR		Yes	No

Note: The SPI interrupt events are connected to the same interrupt vector (see Interrupts chapter). They generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in



www.DataSheet4U.com

10.4.8 Register Description

CONTROL REGISTER (SPICR)

Read/Write

Reset Value: 0000 xxxx (0xh)

1	_	_	-	-	-	_	0
SPIE	SPE	SPR2	MSTR	CPOL	CPHA	SPR1	SPR0

Bit 7 = **SPIE** Serial Peripheral Interrupt Enable. This bit is set and cleared by software.

0: Interrupt is inhibited

1: An SPI interrupt is generated whenever SPIF=1, MODF=1 or OVR=1 in the SPICSR register

Bit 6 = **SPE** Serial Peripheral Output Enable.

This bit is set and cleared by software. It is also cleared by hardware when, in master mode, SS=0 (see Section 10.4.5.1 Master Mode Fault (MODF)). The SPE bit is cleared by reset, so the SPI peripheral is not initially connected to the external pins.

0: I/O pins free for general purpose I/O 1: SPI I/O pin alternate functions enabled

Bit 5 = **SPR2** Divider Enable.

This bit is set and cleared by software and is cleared by reset. It is used with the SPR[1:0] bits to set the baud rate. Refer to Table 18 SPI Master mode SCK Frequency. 0: Divider by 2 enabled

1: Divider by 2 disabled

Note: This bit has no effect in slave mode.

Bit 4 = MSTR Master Mode.

This bit is set and cleared by software. It is also cleared by hardware when, in master mode, SS=0 (see Section 10.4.5.1 Master Mode Fault (MODF)).

0: Slave mode

1: Master mode. The function of the SCK pin changes from an input to an output and the functions of the MISO and MOSI pins are reversed.

Bit 3 = CPOL Clock Polarity.

This bit is set and cleared by software. This bit determines the idle state of the serial Clock. The CPOL bit affects both the master and slave modes.

0: SCK pin has a low level idle state

1: SCK pin has a high level idle state

Note: If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.

Bit 2 = **CPHA** *Clock Phase*.

This bit is set and cleared by software.

- 0: The first clock transition is the first data capture edge.
- 1: The second clock transition is the first capture edge.

Note: The slave must have the same CPOL and CPHA settings as the master.

Bits 1:0 = **SPR[1:0]** Serial Clock Frequency.

These bits are set and cleared by software. Used with the SPR2 bit, they select the baud rate of the SPI serial clock SCK output by the SPI in master mode.

Note: These 2 bits have no effect in slave mode.

Table 18. SPI Master mode SCK Frequency

Serial Clock	SPR2	SPR1	SPR0
f _{CPU} /4	1	0	0
f _{CPU} /8	0	0	0
f _{CPU} /16	0	0	1
f _{CPU} /32	1	1	0
f _{CPU} /64	0	1	0
f _{CPU} /128	0	1	1

57

DataSheet4U.com

85/156

CONTROL/STATUS REGISTER (SPICSR) Read/Write (some bits Read Only)

Reset Value: 0000 0000 (00h)

7							0
SPIF	WCOL	OVR	MODF	-	SOD	SSM	SSI

Bit 7 = **SPIF** Serial Peripheral Data Transfer Flag (Read only).

This bit is set by hardware when a transfer has been completed. An interrupt is generated if SPIE=1 in the SPICR register. It is cleared by a software sequence (an access to the SPICSR register followed by a write or a read to the SPIDR register).

- 0: Data transfer is in progress or the flag has been cleared.
- 1: Data transfer between the device and an external device has been completed.

Note: While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

Bit 6 = **WCOL** *Write Collision status (Read only).* This bit is set by hardware when a write to the SPIDR register is done during a transmit sequence. It is cleared by a software sequence (see Figure 52).

0: No write collision occurred

1: A write collision has been detected

Bit 5 = OVR SPI Overrun error (Read only).

This bit is set by hardware when the byte currently being received in the shift register is ready to be transferred into the SPIDR register while SPIF = 1 (See Section 10.4.5.2). An interrupt is generated if SPIE = 1 in SPICSR register. The OVR bit is cleared by software reading the SPICSR register. 0: No overrun error

1: Overrun error detected

Bit 4 = MODF Mode Fault flag (Read on ly).

This bit is set by hardware when the SS pin is pulled low in master mode (see Section 10.4.5.1 Master Mode Fault (MODF)). An SPI interrupt can be generated if SPIE=1 in the SPICSR register. This bit is cleared by a software sequence (An access to the SPICSR register while MODF=1 followed by a write to the SPICR register). 0: No master mode fault detected

1: A fault in master mode has been detected

Bit 3 = Reserved, must be kept cleared.

Bit 2 = **SOD** SPI Output Disable.

This bit is set and cleared by software. When set, it disables the alternate function of the SPI output (MOSI in master mode / MISO in slave mode) 0: SPI output enabled (if SPE=1) 1: SPI output disabled

1: SPI output disabled

Bit 1 = **SSM** *SS Management*.

This bit is set and cleared by software. When set, it disables the alternate function of the SPI SS pin and uses the SSI bit value instead. See Section 10.4.3.2 Slave Select Management.

- 0: Hardware management (SS managed by external pin)
- 1: Software management (in<u>ternal SS</u> signal controlled by SSI bit. External SS pin free for general-purpose I/O)

Bit $0 = SSI \overline{SS}$ Internal Mode.

This bit is set and cleared by software. It acts as a 'chip select' by controlling the level of the SS slave select signal when the SSM bit is set.

0 : Slave selected

1 : Slave deselected

DATA I/O REGISTER (SPIDR)

Read/Write

Reset Value: Undefined

7							0
D7	D6	D5	D4	D3	D2	D1	D0

The SPIDR register is used to transmit and receive data on the serial bus. In a master device, a write to this register will initiate transmission/reception of another byte.

Notes: During the last clock cycle the SPIF bit is set, a copy of the received data byte in the shift register is moved to a buffer. When the user reads the serial peripheral data I/O register, the buffer is actually being read.

While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

Warning: A write to the SPIDR register places data directly into the shift register for transmission.

A read to the SPIDR register returns the value located in the buffer and not the content of the shift register (see Figure 47).

57

DataSheet4U.com

Table 19. SPI Register Map and Reset Values

Register Label	7	6	5	4	3	2	1	0
SPIDR	MSB							LSB
Reset Value	х	х	х	х	х	х	Х	х
SPICR	SPIE	SPE	SPR2	MSTR	CPOL	CPHA	SPR1	SPR0
Reset Value	0	0	0	0	х	х	х	х
SPICSR Reset Value	SPIF 0	WCOL 0	OR 0	MODF 0	0	SOD 0	SSM 0	SSI 0
	Label SPIDR Reset Value SPICR Reset Value SPICSR	Label7SPIDRMSBReset ValuexSPICRSPIEReset Value0SPICSRSPIF	Label76SPIDRMSBReset ValuexSPICRSPIEReset Value000SPICSRSPIF	Label765SPIDRMSBReset ValuexxxSPICRSPIESPESPR2Reset Value000SPICSRSPIFWCOLOR	Label7654SPIDRMSBReset ValuexxxxSPICRSPIESPESPR2MSTRReset Value0000SPICSRSPIFWCOLORMODF	Label76543SPIDRMSBxxxxxReset ValuexxxxxxSPICRSPIESPESPR2MSTRCPOLReset Value0000xSPICSRSPIFWCOLORMODF	Label765432SPIDRMSBxxxxxxReset ValuexxxxxxSPICRSPIESPESPR2MSTRCPOLCPHAReset Value0000xxSPICSRSPIFWCOLORMODFSOD	Label7654321SPIDR Reset ValueMSB xxxxxxxSPICR Reset ValueSPIESPESPR2MSTR 0CPOLCPHA xSPR1 xSPICR Reset Value0000xxxSPICR SPIESPIFWCOLORMODFSODSSM



87/156

www.DataSheet4U.com

DataSheet4U.com

www.DataSheet 4U.com

10.5 SERIAL COMMUNICATIONS INTERFACE (SCI)

10.5.1 Introduction

The Serial Communications Interface (SCI) offers a flexible means of full-duplex data exchange with external equipment requiring an industry standard NRZ asynchronous serial data format. The SCI offers a very wide range of baud rates using two baud rate generator systems.

10.5.2 Main Features

- Full duplex, asynchronous communications
- NRZ standard format (Mark/Space)
- Dual baud rate generator systems
- Independently programmable transmit and receive baud rates up to 500K baud.
- Programmable data word length (8 or 9 bits)
- Receive buffer full, Transmit buffer empty and End of Transmission flags
- Two receiver wake-up modes:
 - Address bit (MSB)
 - Idle line
- Muting function for multiprocessor configurations
- Separate enable bits for Transmitter and Receiver
- Four error detection flags:
 - Overrun error
 - Noise error
 - Frame error
 - Parity error
- Five interrupt sources with flags:
 - Transmit data register empty
 - Transmission complete
 - Receive data register full
 - Idle line received
 - Overrun error detected
- Parity control:
 - Transmits parity bit
 - Checks parity of received data byte
- Reduced power consumption mode

10.5.3 General Description

The interface is externally connected to another device by two pins (see Figure 55):

- TDO: Transmit Data Output. When the transmitter and the receiver are disabled, the output pin returns to its I/O port configuration. When the transmitter and/or the receiver are enabled and nothing is to be transmitted, the TDO pin is at high level.
- RDI: Receive Data Input is the serial data input. Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise.

Through these pins, serial data is transmitted and received as frames comprising:

- An Idle Line prior to transmission or reception
- A start bit
- A data word (8 or 9 bits) least significant bit first
- A Stop bit indicating that the frame is complete.
- This interface uses two types of baud rate generator:
- A conventional type for commonly-used baud rates,
- An extended type with a prescaler offering a very wide range of baud rates even with non-standard oscillator frequencies.




www.DataSheet4U.com

DataSheet4U.com



Figure 54. SCI Block Diagram



89/156

www.DataSheet4U.com

DataSheet4U.com

57

ST72324J/K

SERIAL COMMUNICATIONS INTERFACE (Cont'd)

10.5.4 Functional Description

The block diagram of the Serial Control Interface, is shown in Figure 54. It contains 6 dedicated registers:

- Two control registers (SCICR1 & SCICR2)
- A status register (SCISR)
- A baud rate register (SCIBRR)
- An extended prescaler receiver register (SCIER-PR)
- An extended prescaler transmitter register (SCI-ETPR)

Refer to the register descriptions in Section 10.5.7 for the definitions of each bit.

10.5.4.1 Serial Data Format

Word length may be selected as being either 8 or 9 bits by programming the M bit in the SCICR1 register (see Figure 54).

The TDO pin is in low state during the start bit.

The TDO pin is in high state during the stop bit.

An Idle character is interpreted as an entire frame of "1"s followed by the start bit of the next frame which contains data.

A Break character is interpreted on receiving "0"s for some multiple of the frame period. At the end of the last break frame the transmitter inserts an extra "1" bit to acknowledge the start bit.

Transmission and reception are driven by their own baud rate generator.

Figure 55. Word Length Programming

9-bit Wo			ta Fra		,			F	Possik Parit	ty			ext Dat	ta Frame
Start Bit E	Bit0		Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	Bit Bit8		Stop Bit	Next Start Bit		
		Idle	e Frai	me								Start Bit		-
		Break Frame									Extra	Start		
												'1'	Bit	
8-bit V	Vord	-	(M b ta Fra	it is re	eset)			Poss Par Bi	ity t		Ne	'1' Next xt	Bit Data F	rame
8-bit V Start Bit	Vord Bit0	-	•	it is re ame		Bitt	5 Bit	Par Bi	ity t S	Stop Bit		'1' Next		rame
Start	r	Da Bit1	ta Fra	it is re ame 2 Bit3		Bit	5 Bit	Par Bi	ity t S	Stop Bit	Sta	Vext		rame

www.DataSheet4U.com

<u>ل_ك</u>

DataSheet4U.com

10.5.4.2 Transmitter

The transmitter can send data words of either 8 or 9 bits depending on the M bit status. When the M bit is set, word length is 9 bits and the 9th bit (the MSB) has to be stored in the T8 bit in the SCICR1 register.

Character Transmission

During an SCI transmission, data shifts out least significant bit first on the TDO pin. In this mode, the SCIDR register consists of a buffer (TDR) between the internal bus and the transmit shift register (see Figure 54).

Procedure

- Select the M bit to define the word length.
- Select the desired baud rate using the SCIBRR and the SCIETPR registers.
- Set the TE bit to assign the TDO pin to the alternate function and to send a idle frame as first transmission.
- Access the SCISR register and write the data to send in the SCIDR register (this sequence clears the TDRE bit). Repeat this sequence for each data to be transmitted.

Clearing the TDRE bit is always performed by the following software sequence:

- 1. An access to the SCISR register
- 2. A write to the SCIDR register
- The TDRE bit is set by hardware and it indicates:
- The TDR register is empty.
- The data transfer is beginning.
- The next data can be written in the SCIDR register without overwriting the previous data.

This flag generates an interrupt if the TIE bit is set and the I bit is cleared in the CCR register.

When a transmission is taking place, a write instruction to the SCIDR register stores the data in the TDR register and which is copied in the shift register at the end of the current transmission.

When no transmission is taking place, a write instruction to the SCIDR register places the data directly in the shift register, the data transmission starts, and the TDRE bit is immediately set. When a frame transmission is complete (after the stop bit or after the break frame) the TC bit is set and an interrupt is generated if the TCIE is set and the I bit is cleared in the CCR register.

Clearing the TC bit is performed by the following software sequence:

1. An access to the SCISR register

2. A write to the SCIDR register

Note: The TDRE and TC bits are cleared by the same software sequence.

Break Characters

Setting the SBK bit loads the shift register with a break character. The break frame length depends on the M bit (see Figure 55).

As long as the SBK bit is set, the SCI send break frames to the TDO pin. After clearing this bit by software the SCI insert a logic 1 bit at the end of the last break frame to guarantee the recognition of the start bit of the next frame.

Idle Characters

Setting the TE bit drives the SCI to send an idle frame before the first data frame.

Clearing and then setting the TE bit during a transmission sends an idle frame after the current word.

Note: Resetting and setting the TE bit causes the data in the TDR register to be lost. Therefore the best time to toggle the TE bit is when the TDRE bit is set i.e. before writing the next byte in the SCIDR.

DataSheet4U.com

DataSheet4U.com



10.5.4.3 Receiver

The SCI can receive data words of either 8 or 9 bits. When the M bit is set, word length is 9 bits and the MSB is stored in the R8 bit in the SCICR1 register.

Character reception

During a SCI reception, data shifts in least significant bit first through the RDI pin. In this mode, the SCIDR register consists or a buffer (RDR) between the internal bus and the received shift register (see Figure 54).

Procedure

- Select the M bit to define the word length.
- Select the desired baud rate using the SCIBRR and the SCIERPR registers.
- Set the RE bit, this enables the receiver which begins searching for a start bit.

When a character is received:

- The RDRF bit is set. It indicates that the content of the shift register is transferred to the RDR.
- An interrupt is generated if the RIE bit is set and the I bit is cleared in the CCR register.
- The error flags can be set if a frame error, noise or an overrun error has been detected during reception.

Clearing the RDRF bit is performed by the following software sequence done by:

- 1. An access to the SCISR register
- 2. A read to the SCIDR register.

The RDRF bit must be cleared before the end of the reception of the next character to avoid an overrun error.

Break Character

When a break character is received, the SPI handles it as a framing error.

Idle Character

When a idle frame is detected, there is the same procedure as a data received character plus an interrupt if the ILIE bit is set and the I bit is cleared in the CCR register.

Overrun Error

An overrun error occurs when a character is received when RDRF has not been reset. Data can not be transferred from the shift register to the RDR register as long as the RDRF bit is not cleared.

When a overrun error occurs:

- The OR bit is set.
- The RDR content will not be lost.
- The shift register will be overwritten.
- An interrupt is generated if the RIE bit is set and the I bit is cleared in the CCR register.

The OR bit is reset by an access to the SCISR register followed by a SCIDR register read operation.

Noise Error

Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise.

When noise is detected in a frame:

- The NF is set at the rising edge of the RDRF bit.
- Data is transferred from the Shift register to the SCIDR register.
- No interrupt is generated. However this bit rises at the same time as the RDRF bit which itself generates an interrupt.

The NF bit is reset by a SCISR register read operation followed by a SCIDR register read operation.

Framing Error

A framing error is detected when:

- The stop bit is not recognized on reception at the expected time, following either a de-synchronization or excessive noise.
- A break is received.

When the framing error is detected:


- the FE bit is set by hardware
- Data is transferred from the Shift register to the SCIDR register.
- No interrupt is generated. However this bit rises at the same time as the RDRF bit which itself generates an interrupt.

The FE bit is reset by a SCISR register read operation followed by a SCIDR register read operation.

92/156



Figure 56. SCI Baud Rate and Extended Prescaler Block Diagram





www.DataSheet4U.com

DataSheet4U.com

57

10.5.4.4 Conventional Baud Rate Generation

The baud rate for the receiver and transmitter (Rx and Tx) are set independently and calculated as follows:

(16*PR)*RR

 $Tx = \frac{f_{CPU}}{f_{CPU}}$ Rx = _____ (16*PR)*TR

with:

PR = 1, 3, 4 or 13 (see SCP[1:0] bits)

TR = 1, 2, 4, 8, 16, 32, 64, 128

(see SCT[2:0] bits)

RR = 1, 2, 4, 8, 16, 32, 64,128

(see SCR[2:0] bits)

All these bits are in the SCIBRR register.

Example: If f_{CPU} is 8 MHz (normal mode) and if PR=13 and TR=RR=1, the transmit and receive baud rates are 38400 baud.

Note: the baud rate registers MUST NOT be changed while the transmitter or the receiver is enabled.

10.5.4.5 Extended Baud Rate Generation

The extended prescaler option gives a very fine tuning on the baud rate, using a 255 value prescaler, whereas the conventional Baud Rate Generator retains industry standard software compatibility.

The extended baud rate generator block diagram is described in the Figure 56.

The output clock rate sent to the transmitter or to the receiver will be the output from the 16 divider divided by a factor ranging from 1 to 255 set in the SCIERPR or the SCIETPR register.

Note: the extended prescaler is activated by setting the SCIETPR or SCIERPR register to a value other than zero. The baud rates are calculated as follows:

 $Tx = \frac{f_{CPU}}{Rx} =$ f_{CPU} 16.ERPR*(PR*RR) 16∗ETPR*(PR*TR)

with:

ETPR = 1,..,255 (see SCIETPR register)

ERPR = 1,.. 255 (see SCIERPR register)

10.5.4.6 Receiver Muting and Wake-up Feature

In multiprocessor configurations it is often desirable that only the intended message recipient should actively receive the full message contents, thus reducing redundant SCI service overhead for all non addressed receivers.

The non addressed devices may be placed in sleep mode by means of the muting function.

Setting the RWU bit by software puts the SCI in sleep mode:

All the reception status bits can not be set.

All the receive interrupts are inhibited.

A muted receiver may be awakened by one of the following two ways:

- by Idle Line detection if the WAKE bit is reset,

- by Address Mark detection if the WAKE bit is set.

Receiver wakes-up by Idle Line detection when the Receive line has recognised an Idle Frame. Then the RWU bit is reset by hardware but the IDLE bit is not set.

Receiver wakes-up by Address Mark detection when it received a "1" as the most significant bit of a word, thus indicating that the message is an address. The reception of this particular word wakes up the receiver, resets the RWU bit and sets the RDRF bit, which allows the receiver to receive this word normally and to use it as an address word.

Caution: In Mute mode, do not write to the SCICR2 register. If the SCI is in Mute mode during the read operation (RWU=1) and a address mark wake up event occurs (RWU is reset) before the write operation, the RWU bit will be set again by this write operation. Consequently the address byte is lost and the SCI is not woken up from Mute mode



www.DataSheet4U.com

)ataSheet4U.com

10.5.4.7 Parity Control

Parity control (generation of parity bit in trasmission and and parity chencking in reception) can be enabled by setting the PCE bit in the SCICR1 register. Depending on the frame length defined by the M bit, the possible SCI frame formats are as listed in Table 20.

Table 20. Frame Formats

M bit	PCE bit	SCI frame
0	0	SB 8 bit data STB
0	1	SB 7-bit data PB STB
1	0	SB 9-bit data STB
1	1	SB 8-bit data PB STB

Legend: SB = Start Bit, STB = Stop Bit, PB = Parity Bit

Note: In case of wake up by an address mark, the MSB bit of the data is taken into account and not the parity bit

Even parity: the parity bit is calculated to obtain an even number of "1s" inside the frame made of the 7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit.

Ex: data=00110101; 4 bits set => parity bit will be 0 if even parity is selected (PS bit = 0).

Odd parity: the parity bit is calculated to obtain an odd number of "1s" inside the frame made of the 7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit.

Ex: data=00110101; 4 bits set => parity bit will be 1 if odd parity is selected (PS bit = 1).

Transmission mode: If the PCE bit is set then the MSB bit of the data written in the data register is not transmitted but is changed by the parity bit.

Reception mode: If the PCE bit is set then the interface checks if the received data byte has an even number of "1s" if even parity is selected (PS=0) or an odd number of "1s" if odd parity is selected (PS=1). If the parity check fails, the PE flag is set in the SCISR register and an interrupt is generated if PIE is set in the SCICR1 register.

10.5.5 Low Power Modes

Mode	Description
	No effect on SCI.
WAIT	SCI interrupts cause the device to exit from Wait mode.
	SCI registers are frozen.
HALT	In Halt mode, the SCI stops transmit- ting/receiving until Halt mode is exit- ed.

10.5.6 Interrupts

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
Transmit Data Register Empty	TDRE	TIE	Yes	No
Transmission Com- plete	тс	TCIE	Yes	No
Received Data Ready to be Read	RDRF	RIE	Yes	No
Overrun Error Detected	OR		Yes	No
Idle Line Detected	IDLE	ILIE	Yes	No
Parity Error	PE	PIE	Yes	No

The SCI interrupt events are connected to the same interrupt vector.

These events generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC register is reset (RIM instruction).



ST72324J/K

SERIAL COMMUNICATIONS INTERFACE (Cont'd)

10.5.7 Register Description

STATUS REGISTER (SCISR)

Read Only Reset Value: 1100 0000 (C0h)

7							0	
TDRE	тс	RDRF	IDLE	OR	NF	FE	PE	

Bit 7 = **TDRE** *Transmit data register empty.*

This bit is set by hardware when the content of the TDR register has been transferred into the shift register. An interrupt is generated if the TIE bit=1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a write to the SCIDR register).

0: Data is not transferred to the shift register1: Data is transferred to the shift register

Note: Data will not be transferred to the shift register unless the TDRE bit is cleared.

Bit 6 = **TC** Transmission complete.

This bit is set by hardware when transmission of a frame containing Data, a Preamble or a Break is complete. An interrupt is generated if TCIE=1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a write to the SCIDR register).

0: Transmission is not complete

1: Transmission is complete

Note: TC is not set after the transmission of a Preamble or a Break.

Bit 5 = RDRF Received data ready flag.

This bit is set by hardware when the content of the RDR register has been transferred to the SCIDR register. An interrupt is generated if RIE=1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

0: Data is not received

1: Received data is ready to be read

Bit 4 = IDLE Idle line detect.

This bit is set by hardware when a Idle Line is detected. An interrupt is generated if the ILIE=1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register). 0: No Idle Line is detected

1: Idle Line is detected

1: Idle Line is detected

Note: The IDLE bit will not be set again until the RDRF bit has been set itself (i.e. a new idle line occurs).

Bit 3 = **OR** Overrun error.

This bit is set by hardware when the word currently being received in the shift register is ready to be transferred into the RDR register while RDRF=1. An interrupt is generated if RIE=1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

0: No Overrun error

1: Overrun error is detected

Note: When this bit is set RDR register content will not be lost but the shift register will be overwritten.

Bit 2 = NF Noise flag.

This bit is set by hardware when noise is detected on a received frame. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register). 0: No noise is detected

1: Noise is detected

Note: This bit does not generate interrupt as it appears at the same time as the RDRF bit which itself generates an interrupt.

Bit 1 = **FE** Framing error.

This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

0: No Framing error is detected

1: Framing error or break character is detected

Note: This bit does not generate interrupt as it appears at the same time as the RDRF bit which itself generates an interrupt. If the word currently being transferred causes both frame error and overrun error, it will be transferred and only the OR bit will be set.

Bit 0 = **PE** Parity error.

This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by a software sequence (a read to the status register followed by an access to the SCIDR data register). An interrupt is generated if PIE=1 in the SCICR1 register. 0: No parity error

1: Parity error

96/156



)ataSheet4U.con

SERIAL COMMUNICATIONS INTERFACE (Cont'd) CONTROL REGISTER 1 (SCICR1)

Read/Write

Reset Value: x000 0000 (x0h)

7							0
R8	Т8	SCID	М	WAKE	PCE	PS	PIE

Bit 7 = R8 Receive data bit 8.

This bit is used to store the 9th bit of the received word when M=1.

Bit 6 = T8 Transmit data bit 8.

This bit is used to store the 9th bit of the transmitted word when M=1.

Bit 5 = **SCID** *Disabled for low power consumption* When this bit is set the SCI prescalers and outputs are stopped and the end of the current byte transfer in order to reduce power consumption. This bit is set and cleared by software. 0: SCI enabled

1: SCI prescaler and outputs disabled

Bit 4 = M Word length.
This bit determines the word length. It is set or cleared by software.
0: 1 Start bit, 8 Data bits, 1 Stop bit
1: 1 Start bit, 9 Data bits, 1 Stop bit

Note: The M bit must not be modified during a data transfer (both transmission and reception).

Bit 3 = **WAKE** Wake-Up method.

This bit determines the SCI Wake-Up method, it is set or cleared by software.

0: Idle Line

1: Address Mark

Bit 2 = **PCE** Parity control enable.

This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M=1; 8th bit if M=0) and parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission).

0: Parity control disabled

1: Parity control enabled

Bit 1 = **PS** Parity selection.

This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity will be selected after the current byte.

0: Even parity 1: Odd parity

Bit 0 = **PIE** Parity interrupt enable.

This bit enables the interrupt capability of the hardware parity control when a parity error is detected (PE bit set). It is set and cleared by software. 0: Parity error interrupt disabled

1: Parity error interrupt enabled.



97/156

www.DataSheet4U.com

SERIAL COMMUNICATIONS INTERFACE (Cont'd) CONTROL REGISTER 2 (SCICR2)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK

Bit 7 = **TIE** *Transmitter interrupt enable.* This bit is set and cleared by software.

- 0: Interrupt is inhibited
- 1: An SCI interrupt is generated whenever TDRE=1 in the SCISR register

Bit 6 = TCIE *Transmission complete interrupt enable*

This bit is set and cleared by software.

0: Interrupt is inhibited

1: An SCI interrupt is generated whenever TC=1 in the SCISR register

Bit 5 = **RIE** *Receiver interrupt enable*.

- This bit is set and cleared by software.
- 0: Interrupt is inhibited
- 1: An SCI interrupt is generated whenever OR=1 or RDRF=1 in the SCISR register

Bit 4 = ILIE Idle line interrupt enable.

This bit is set and cleared by software.

0: Interrupt is inhibited

1: An SCI interrupt is generated whenever IDLE=1 in the SCISR register.

Bit 3 = **TE** *Transmitter enable*.

This bit enables the transmitter. It is set and cleared by software. 0: Transmitter is disabled 1: Transmitter is enabled

Notes:

- During transmission, a "0" pulse on the TE bit ("0" followed by "1") sends a preamble (idle line) after the current word.
- When TE is set there is a 1 bit-time delay before the transmission starts.

Caution: The TDO pin is free for general purpose I/O only when the TE and RE bits are both cleared (or if TE is never set).

Bit 2 = **RE** Receiver enable.

This bit enables the receiver. It is set and cleared by software.

- 0: Receiver is disabled
- 1: Receiver is enabled and begins searching for a start bit

Bit 1 = RWU Receiver wake-up.

This bit determines if the SCI is in mute mode or not. It is set and cleared by software and can be cleared by hardware when a wake-up sequence is recognized.

- 0: Receiver in Active mode
- 1: Receiver in Mute mode

Note: Before selecting Mute mode (setting the RWU bit), the SCI must receive some data first, otherwise it cannot function in Mute mode with wakeup by idle line detection.

Bit 0 = **SBK** Send break.

This bit set is used to send break characters. It is set and cleared by software.

0: No break character is transmitted

1: Break characters are transmitted

Note: If the SBK bit is set to "1" and then to "0", the transmitter will send a BREAK word at the end of the current word.



SERIAL COMMUNICATIONS INTERFACE (Cont'd) DATA REGISTER (SCIDR)

Read/Write

Reset Value: Undefined

Contains the Received or Transmitted data character, depending on whether it is read from or written to.

7							0
DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0

The Data register performs a double function (read and write) since it is composed of two registers, one for transmission (TDR) and one for reception (RDR).

The TDR register provides the parallel interface between the internal bus and the output shift register (see Figure 54).

The RDR register provides the parallel interface between the input shift register and the internal bus (see Figure 54).

BAUD RATE REGISTER (SCIBRR)

Read/Write

Reset Value: 00xx xxxx (xxh)

7

SCP1	SCP0	SCT2	SCT1	SCT0	SCR2	SCR1	SCR0

Bits 7:6= SCP[1:0] First SCI Prescaler

These 2 prescaling bits allow several standard clock division ranges:

PR Prescaling factor	SCP1	SCP0
1	0	0
3	0	1
4	1	0
13	1	1

Bits 5:3 = SCT[2:0] SCI Transmitter rate divisor These 3 bits, in conjunction with the SCP1 & SCP0 bits define the total division applied to the bus clock to yield the transmit rate clock in conventional Baud Rate Generator mode.

TR dividing factor	SCT2	SCT1	SCT0
1	0	0	0
2	0	0	1
4	0	1	0
8	0	1	1
16	1	0	0
32	1	0	1
64	1	1	0
128	1	1	1

Bits 2:0 = SCR[2:0] SCI Receiver rate divisor. These 3 bits, in conjunction with the SCP[1:0] bits define the total division applied to the bus clock to yield the receive rate clock in conventional Baud Rate Generator mode.

RR Dividing factor	SCR2	SCR1	SCR0
1	0	0	0
2	0	0	1
4	0	1	0
8	0	1	1
16	1	0	0
32	1	0	1
64	1	1	0
128	1	1	1

0

DataSheet4U.com

SERIAL COMMUNICATIONS INTERFACE (Cont'd) EXTENDED RECEIVE PRESCALER DIVISION REGISTER (SCIERPR)

Read/Write

Reset Value: 0000 0000 (00h)

Allows setting of the Extended Prescaler rate division factor for the receive circuit.

7	-		-				0	
ERPR 7	ERPR 6	ERPR 5	ERPR 4	ERPR 3	ERPR 2	ERPR 1	ERPR 0	

Bits 7:0 = **ERPR[7:0]** 8-bit Extended Receive Prescaler Register.

The extended Baud Rate Generator is activated when a value different from 00h is stored in this register. Therefore the clock frequency issued from the 16 divider (see Figure 56) is divided by the binary factor set in the SCIERPR register (in the range 1 to 255).

The extended baud rate generator is not used after a reset.

EXTENDED TRANSMIT PRESCALER DIVISION REGISTER (SCIETPR)

Read/Write

Reset Value:0000 0000 (00h)

Allows setting of the External Prescaler rate division factor for the transmit circuit.

7							0
ETPR							
7	6	5	4	3	2	1	0

Bits 7:0 = **ETPR[7:0**] 8-bit Extended Transmit Prescaler Register.

The extended Baud Rate Generator is activated when a value different from 00h is stored in this register. Therefore the clock frequency issued from the 16 divider (see Figure 56) is divided by the binary factor set in the SCIETPR register (in the range 1 to 255).

The extended baud rate generator is not used after a reset.



www.DataSheet4U.com

Table 21. SCI Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0050h	SCISR	TDRE	TC	RDRF	IDLE	OR	NF	FE	PE
005011	Reset Value	1	1	0	0	0	0	0	0
0051h	SCIDR	MSB							LSB
005111	Reset Value	х	х	х	х	х	х	Х	х
0052h	SCIBRR	SCP1	SCP0	SCT2	SCT1	SCT0	SCR2	SCR1	SCR0
005211	Reset Value	0	0	х	х	х	х	Х	х
0053h	SCICR1	R8	T8	SCID	М	WAKE	PCE	PS	PIE
005511	Reset Value	х	х	0	х	х	0	0	0
0054h	SCICR2	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
005411	Reset Value	0	0	0	0	0	0	0	0
0055h	SCIERPR	MSB							LSB
005511	Reset Value	0	0	0	0	0	0	0	0
0057h	SCIPETPR	MSB							LSB
005711	Reset Value	0	0	0	0	0	0	0	0



101/156

www.DataSheet4U.com

DataSheet4U.com

www.DataSheet 4U.com

10.6 10-BIT A/D CONVERTER (ADC)

10.6.1 Introduction


The on-chip Analog to Digital Converter (ADC) peripheral is a 10-bit, successive approximation converter with internal sample and hold circuitry. This peripheral has up to 16 multiplexed analog input channels (refer to device pin out description) that allow the peripheral to convert the analog voltage levels from up to 16 different sources.

The result of the conversion is stored in a 10-bit Data Register. The A/D converter is controlled through a Control/Status Register.

10.6.2 Main Features

- 10-bit conversion
- Up to 16 channels with multiplexed input
- Linear successive approximation
- Data register (DR) which contains the results
- Conversion complete status flag
- On/off bit (to reduce consumption)

The block diagram is shown in Figure 57.



102/156

www.DataSheet4U.com

<u>ل_ك</u>

10-BIT A/D CONVERTER (ADC) (Cont'd)

10.6.3 Functional Description

The conversion is monotonic, meaning that the result never decreases if the analog input does not and never increases if the analog input does not.

If the input voltage (V_{AIN}) is greater than V_{AREF} (high-level voltage reference) then the conversion result is FFh in the ADCDRH register and 03h in the ADCDRL register (without overflow indication).

If the input voltage (V_{AIN}) is lower than V_{SSA} (low-level voltage reference) then the conversion result in the ADCDRH and ADCDRL registers is 00 00h.

The A/D converter is linear and the digital result of the conversion is stored in the ADCDRH and AD-CDRL registers. The accuracy of the conversion is described in the Electrical Characteristics Section.

 R_{AIN} is the maximum recommended impedance for an analog input signal. If the impedance is too high, this will result in a loss of accuracy due to leakage and sampling not being completed in the alloted time.

10.6.3.1 A/D Converter Configuration

The analog input ports must be configured as input, no pull-up, no interrupt. Refer to the «I/O ports» chapter. Using these pins as analog inputs does not affect the ability of the port to be read as a logic input.

In the ADCCSR register:

 Select the CS[3:0] bits to assign the analog channel to convert.

10.6.3.2 Starting the Conversion

In the ADCCSR register:

 Set the ADON bit to enable the A/D converter and to start the conversion. From this time on, the ADC performs a continuous conversion of the selected channel.

When a conversion is complete:

- The EOC bit is set by hardware.
- The result is in the ADCDR registers.

A read to the ADCDRH resets the EOC bit.

To read the 10 bits, perform the following steps:

- 1. Poll the EOC bit
- Read the ADCDRL register
- Read the ADCDRH register. This clears EOC automatically.

Note: The data is not latched, so both the low and the high data register must be read before the next conversion is complete, so it is recommended to disable interrupts while reading the conversion result.

To read only 8 bits, perform the following steps:

- 1. Poll the EOC bit
- 2. Read the ADCDRH register. This clears EOC automatically.

10.6.3.3 Changing the conversion channel

The application can change channels during conversion. When software modifies the CH[3:0] bits in the ADCCSR register, the current conversion is stopped, the EOC bit is cleared, and the A/D converter starts converting the newly selected channel.

10.6.4 Low Power Modes

Note: The A/D converter may be disabled by resetting the ADON bit. This feature allows reduced power consumption when no conversion is needed and between single shot conversions.

Mode	Description
WAIT	No effect on A/D Converter
	A/D Converter disabled.
	After wakeup from Halt mode, the A/D
HALT	Converter requires a stabilization time
	t _{STAB} (see Electrical Characteristics)
	before accurate conversions can be
	performed.

10.6.5 Interrupts

None.

DataSheet4U.com

ST72324J/K

10-BIT A/D CONVERTER (ADC) (Cont'd)

10.6.6 Register Description

CONTROL/STATUS REGISTER (ADCCSR)

Read/Write (Except bit 7 read only)

Reset Value: 0000 0000 (00h)

7							0
EOC	SPEED	ADON	0	СНЗ	CH2	CH1	CH0

Bit 7 = **EOC** End of Conversion This bit is set by hardware. It is cleared by hardware when software reads the ADCDRH register or writes to any bit of the ADCCSR register. 0: Conversion is not complete

1: Conversion complete

Bit 6 = **SPEED** ADC clock selection This bit is set and cleared by software. 0: $f_{ADC} = f_{CPU}/4$ 1: $f_{ADC} = f_{CPU}/2$

Bit 5 = **ADON** *A/D Converter on* This bit is set and cleared by software. 0: Disable ADC and stop conversion 1: Enable ADC and start conversion

Bit 4 = **Reserved.** Must be kept cleared.

Bit 3:0 = CH[3:0] Channel Selection

These bits are set and cleared by software. They select the analog input to convert.

Channel Pin*	CH3	CH2	CH1	CH0
AIN0	0	0	0	0
AIN1	0	0	0	1
AIN2	0	0	1	0
AIN3	0	0	1	1
AIN4	0	1	0	0
AIN5	0	1	0	1
AIN6	0	1	1	0
AIN7	0	1	1	1
AIN8	1	0	0	0
AIN9	1	0	0	1
AIN10	1	0	1	0
AIN11	1	0	1	1
AIN12	1	1	0	0
AIN13	1	1	0	1
AIN14	1	1	1	0
AIN15	1	1	1	1

*The number of channels is device dependent. Refer to the device pinout description.

DATA REGISTER (ADCDRH)

Read Only

Reset Value: 0000 0000 (00h)

1							0
D9	D8	D7	D6	D5	D4	D3	D2

Bit 7:0 = D[9:2] MSB of Converted Analog Value

DATA REGISTER (ADCDRL)

Read Only Reset Value: 0000 0000 (00h)

7							0
0	0	0	0	0	0	D1	D0

Bit 7:2 = Reserved. Forced by hardware to 0.

Bit 1:0 = D[1:0] LSB of Converted Analog Value



www.DataSheet4U.com

ww.DataSheet4U.com

10-BIT A/D CONVERTER (Cont'd)

Table 22. ADC Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0070h	ADCCSR Reset Value	EOC 0	SPEED 0	ADON 0	0	CH3 0	CH2 0	CH1 0	CH0 0
0071h	ADCDRH Reset Value	D9 0	D8 0	D7 0	D6 0	D5 0	D4 0	D3 0	D2 0
0072h	ADCDRL Reset Value	0	0	0	0	0	0	D1 0	D0 0

57

105/156

www.DataSheet4U.com

DataSheet4U.com

www.DataSheet 4U.com

11 INSTRUCTION SET

11.1 ST7 ADDRESSING MODES

The ST7 Core features 17 different addressing modes which can be classified in 7 main groups:

Addressing Mode	Example
Inherent	nop
Immediate	ld A,#\$55
Direct	ld A,\$55
Indexed	ld A,(\$55,X)
Indirect	ld A,([\$55],X)
Relative	jrne loop
Bit operation	bset byte,#5

The ST7 Instruction set is designed to minimize the number of bytes required per instruction: To do

Table 23. ST7 Addressing Mode Overview

so, most of the addressing modes may be subdivided in two sub-modes called long and short:

- Long addressing mode is more powerful because it can use the full 64 Kbyte address space, however it uses more bytes and more CPU cycles.
- Short addressing mode is less powerful because it can generally only access page zero (0000h -00FFh range), but the instruction size is more compact, and faster. All memory to memory instructions use short addressing modes only (CLR, CPL, NEG, BSET, BRES, BTJT, BTJF, INC, DEC, RLC, RRC, SLL, SRL, SRA, SWAP)

The ST7 Assembler optimizes the use of long and short addressing modes.

Mode		Syntax	Destination	Pointer Address (Hex.)	Pointer Size (Hex.)	Length (Bytes)	
Inherent			nop				+ 0
Immediate			ld A,#\$55				+ 1
Short	Direct		ld A,\$10	00FF			+ 1
Long	Direct		ld A,\$1000	0000FFFF			+ 2
No Offset	Direct	Indexed	ld A,(X)	00FF			+ 0
Short	Direct	Indexed	ld A,(\$10,X)	001FE			+ 1
Long	Direct	Indexed	ld A,(\$1000,X)	0000FFFF			+ 2
Short	Indirect		ld A,[\$10]	00FF	00FF	byte	+ 2
Long	Indirect		ld A,[\$10.w]	0000FFFF	00FF	word	+ 2
Short	Indirect	Indexed	ld A,([\$10],X)	001FE	00FF	byte	+ 2
Long	Indirect	Indexed	ld A,([\$10.w],X)	0000FFFF	00FF	word	+ 2
Relative	Direct		jrne loop	PC+/-127			+ 1
Relative	Indirect		jrne [\$10]	PC+/-127	00FF	byte	+ 2
Bit	Direct		bset \$10,#7	00FF			+ 1
Bit	Indirect		bset [\$10],#7	00FF	00FF	byte	+ 2
Bit	Direct	Relative	btjt \$10,#7,skip	00FF			+ 2
Bit	Indirect	Relative	btjt [\$10],#7,skip	00FF	00FF	byte	+ 3

www.DataSheet4U.com

/۲۸

INSTRUCTION SET OVERVIEW (Cont'd)

11.1.1 Inherent

All Inherent instructions consist of a single byte. The opcode fully specifies all the required information for the CPU to process the operation.

Inherent Instruction	Function
NOP	No operation
TRAP	S/W Interrupt
WFI	Wait For Interrupt (Low Pow- er Mode)
HALT	Halt Oscillator (Lowest Power Mode)
RET	Sub-routine Return
IRET	Interrupt Sub-routine Return
SIM	Set Interrupt Mask (level 3)
RIM	Reset Interrupt Mask (level 0)
SCF	Set Carry Flag
RCF	Reset Carry Flag
RSP	Reset Stack Pointer
LD	Load
CLR	Clear
PUSH/POP	Push/Pop to/from the stack
INC/DEC	Increment/Decrement
TNZ	Test Negative or Zero
CPL, NEG	1 or 2 Complement
MUL	Byte Multiplication
SLL, SRL, SRA, RLC, RRC	Shift and Rotate Operations
SWAP	Swap Nibbles

11.1.2 Immediate

Immediate instructions have two bytes, the first byte contains the opcode, the second byte contains the operand value.

Immediate Instruction	Function
LD	Load
CP	Compare
BCP	Bit Compare
AND, OR, XOR	Logical Operations
ADC, ADD, SUB, SBC	Arithmetic Operations

11.1.3 Direct

In Direct instructions, the operands are referenced by their memory address.

The direct addressing mode consists of two submodes:

Direct (short)

The address is a byte, thus requires only one byte after the opcode, but only allows 00 - FF addressing space.

Direct (long)

The address is a word, thus allowing 64 Kbyte addressing space, but requires 2 bytes after the opcode.

11.1.4 Indexed (No Offset, Short, Long)

In this mode, the operand is referenced by its memory address, which is defined by the unsigned addition of an index register (X or Y) with an offset.

The indirect addressing mode consists of three sub-modes:

Indexed (No Offset)

There is no offset, (no extra byte after the opcode), and allows 00 - FF addressing space.

Indexed (Short)

The offset is a byte, thus requires only one byte after the opcode and allows 00 - 1FE addressing space.

Indexed (long)

The offset is a word, thus allowing 64 Kbyte addressing space and requires 2 bytes after the opcode.

11.1.5 Indirect (Short, Long)

The required data byte to do the operation is found by its memory address, located in memory (pointer).

The pointer address follows the opcode. The indirect addressing mode consists of two sub-modes:

Indirect (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - FF addressing space, and requires 1 byte after the opcode.

Indirect (long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

57

107/156

www.DataSheet4U.com

DataSheet4U.com

INSTRUCTION SET OVERVIEW (Cont'd)

11.1.6 Indirect Indexed (Short, Long)

This is a combination of indirect and short indexed addressing modes. The operand is referenced by its memory address, which is defined by the unsigned addition of an index register value (X or Y) with a pointer value located in memory. The pointer address follows the opcode.

The indirect indexed addressing mode consists of two sub-modes:

Indirect Indexed (Short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - 1FE addressing space, and requires 1 byte after the opcode.

Indirect Indexed (Long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

Table 24. InstructionsSupporting Direct,Indexed,Indirect andIndirect IndexedAddressing ModesIndirect Indexed

Long and Short Instructions	Function
LD	Load
СР	Compare
AND, OR, XOR	Logical Operations
ADC, ADD, SUB, SBC	Arithmetic Additions/Sub- stractions operations
BCP	Bit Compare


Short Instructions Only	Function
CLR	Clear
INC, DEC	Increment/Decrement
TNZ	Test Negative or Zero
CPL, NEG	1 or 2 Complement
BSET, BRES	Bit Operations
BTJT, BTJF	Bit Test and Jump Opera- tions
SLL, SRL, SRA, RLC, RRC	Shift and Rotate Opera- tions
SWAP	Swap Nibbles
CALL, JP	Call or Jump subroutine

108/156

11.1.7 Relative mode (Direct, Indirect)

This addressing mode is used to modify the PC register value, by adding an 8-bit signed offset to it.

Available Relative Direct/Indirect Instructions	Function
JRxx	Conditional Jump
CALLR	Call Relative



Relative (Direct)

The offset is following the opcode.

Relative (Indirect)

The offset is defined in memory, which address follows the opcode.



www.DataSheet4U.com

DataSheet4U.com

INSTRUCTION SET OVERVIEW (Cont'd)

11.2 INSTRUCTION GROUPS

The ST7 family devices use an Instruction Set consisting of 63 instructions. The instructions may

be subdivided into 13 main groups as illustrated in the following table:

Load and Transfer	LD	CLR						
Stack operation	PUSH	POP	RSP					
Increment/Decrement	INC	DEC						
Compare and Tests	СР	TNZ	BCP					
Logical operations	AND	OR	XOR	CPL	NEG			
Bit Operation	BSET	BRES						
Conditional Bit Test and Branch	BTJT	BTJF						
Arithmetic operations	ADC	ADD	SUB	SBC	MUL			
Shift and Rotates	SLL	SRL	SRA	RLC	RRC	SWAP	SLA	
Unconditional Jump or Call	JRA	JRT	JRF	JP	CALL	CALLR	NOP	RET
Conditional Branch	JRxx							
Interruption management	TRAP	WFI	HALT	IRET				
Condition Code Flag modification	SIM	RIM	SCF	RCF				

Using a pre-byte

The instructions are described with one to four opcodes.

In order to extend the number of available opcodes for an 8-bit CPU (256 opcodes), three different prebyte opcodes are defined. These prebytes modify the meaning of the instruction they precede.

The whole instruction becomes:

- PC-2 End of previous instruction
- PC-1 Prebyte
- PC opcode

PC+1 Additional word (0 to 2) according to the number of bytes required to compute the effective address These prebytes enable instruction in Y as well as indirect addressing modes to be implemented. They precede the opcode of the instruction in X or the instruction using direct addressing mode. The prebytes are:

PDY 90 Replace an X based instruction using immediate, direct, indexed, or inherent addressing mode by a Y one.

PIX 92 Replace an instruction using direct, direct bit, or direct relative addressing mode to an instruction using the corresponding indirect addressing mode.

It also changes an instruction using X indexed addressing mode to an instruction using indirect X indexed addressing mode.

PIY 91 Replace an instruction using X indirect indexed addressing mode by a Y one.

57

ww.DataSheet4U.com

109/156

www.DataSheet4U.com

INSTRUCTION SET OVERVIEW (Cont'd)

Mnemo	Description	Function/Example	Dst	Src	1	н	10	Ν	z	С
ADC	Add with Carry	A = A + M + C	А	М		н		Ν	Ζ	С
ADD	Addition	A = A + M	А	М		н		Ν	Ζ	С
AND	Logical And	A = A . M	А	М				Ν	Ζ	
BCP	Bit compare A, Memory	tst (A . M)	А	М				Ν	Ζ	
BRES	Bit Reset	bres Byte, #3	М							
BSET	Bit Set	bset Byte, #3	М							
BTJF	Jump if bit is false (0)	btjf Byte, #3, Jmp1	М							С
BTJT	Jump if bit is true (1)	btjt Byte, #3, Jmp1	М							С
CALL	Call subroutine									
CALLR	Call subroutine relative									
CLR	Clear		reg, M					0	1	
СР	Arithmetic Compare	tst(Reg - M)	reg	М				Ν	Ζ	С
CPL	One Complement	A = FFH-A	reg, M					Ν	Ζ	1
DEC	Decrement	dec Y	reg, M					Ν	Ζ	
HALT	Halt				1		0			
IRET	Interrupt routine return	Pop CC, A, X, PC			1	н	10	Ν	Ζ	С
INC	Increment	inc X	reg, M					Ν	Ζ	
JP	Absolute Jump	jp [TBL.w]								
JRA	Jump relative always									
JRT	Jump relative									
JRF	Never jump	jrf *								
JRIH	Jump if Port B INT pin = 1	(no Port B Interrupts)								
JRIL	Jump if Port B INT pin = 0	(Port B interrupt)								
JRH	Jump if H = 1	H = 1 ?								
JRNH	Jump if H = 0	H = 0 ?								
JRM	Jump if I1:0 = 11	I1:0 = 11 ?								
JRNM	Jump if I1:0 <> 11	l1:0 <> 11 ?								
JRMI	Jump if N = 1 (minus)	N = 1 ?								
JRPL	Jump if N = 0 (plus)	N = 0 ?								
JREQ	Jump if Z = 1 (equal)	Z = 1 ?								
JRNE	Jump if Z = 0 (not equal)	Z = 0 ?								
JRC	Jump if C = 1	C = 1 ?								
JRNC	Jump if C = 0	C = 0 ?								
JRULT	Jump if C = 1	Unsigned <								
JRUGE	Jump if C = 0	Jmp if unsigned >=								
JRUGT	Jump if $(C + Z = 0)$	Unsigned >								

110/156



www.DataSheet4U.com

INSTRUCTION SET OVERVIEW (Cont'd)

Mnemo	Description	Function/Example	Dst	Src	Γ	11	н	10	Ν	Z	С
JRULE	Jump if $(C + Z = 1)$	Unsigned <=									
LD	Load	dst <= src	reg, M	M, reg					Ν	Ζ	
MUL	Multiply	X,A = X * A	A, X, Y	X, Y, A			0				0
NEG	Negate (2's compl)	neg \$10	reg, M						Ν	Ζ	С
NOP	No Operation										
OR	OR operation	A = A + M	А	М					Ν	Ζ	
POP	Pop from the Stack	pop reg	reg	М							
POP	Pop nom the Stack	pop CC	СС	М		11	Н	10	Ν	Ζ	С
PUSH	Push onto the Stack	push Y	М	reg, CC							
RCF	Reset carry flag	C = 0									0
RET	Subroutine Return										
RIM	Enable Interrupts	11:0 = 10 (level 0)				1		0			
RLC	Rotate left true C	C <= A <= C	reg, M						Ν	Ζ	С
RRC	Rotate right true C	C => A => C	reg, M						Ν	Ζ	С
RSP	Reset Stack Pointer	S = Max allowed									
SBC	Substract with Carry	A = A - M - C	А	М					Ν	Ζ	С
SCF	Set carry flag	C = 1									1
SIM	Disable Interrupts	11:0 = 11 (level 3)				1		1			
SLA	Shift left Arithmetic	C <= A <= 0	reg, M						Ν	Ζ	С
SLL	Shift left Logic	C <= A <= 0	reg, M						Ν	Ζ	С
SRL	Shift right Logic	0 => A => C	reg, M						0	Ζ	С
SRA	Shift right Arithmetic	A7 => A => C	reg, M						Ν	Ζ	С
SUB	Substraction	A = A - M	А	М					Ν	Ζ	С
SWAP	SWAP nibbles	A7-A4 <=> A3-A0	reg, M						Ν	Ζ	
TNZ	Test for Neg & Zero	tnz Ibl1							Ν	Ζ	
TRAP	S/W trap	S/W interrupt				1		1			
WFI	Wait for Interrupt					1		0			
XOR	Exclusive OR	A = A XOR M	А	М					Ν	Ζ	

111/156

www.DataSheet4U.com

www.DataSheet4U.com

12 ELECTRICAL CHARACTERISTICS

12.1 PARAMETER CONDITIONS

Unless otherwise specified, all voltages are referred to $\mathsf{V}_{SS}.$

12.1.1 Minimum and Maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A=25^{\circ}C$ and $T_A=T_Amax$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3 Σ).

12.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A=25$ °C, $V_{DD}=5V$. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$).


12.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

12.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 58.

Figure 58. Pin loading conditions




112/156

12.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 59.

Figure 59. Pin input voltage





www.DataSheet4U.com

DataSheet4U.com

12.2 ABSOLUTE MAXIMUM RATINGS

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these condi-

12.2.1 Voltage Characteristics

tions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Maximum value	Unit
V _{DD} - V _{SS}	Supply voltage	6.5	
V _{PP} - V _{SS}	Programming Voltage	13	V
V _{IN} ^{1) & 2)}	Input Voltage on true open drain pin	V _{SS} -0.3 to 6.5	V
VIN	Input voltage on any other pin	V_{SS} -0.3 to V_{DD} +0.3	
$ \Delta V_{DDx} $ and $ \Delta V_{SSx} $	Variations between different digital power pins	50	mV
V _{SSA} - V _{SSx}	Variations between digital and analog ground pins	50	IIIV
V _{ESD(HBM)}	Electro-static discharge voltage (Human Body Model)	see Section 12.7.3 on page 130	
V _{ESD(MM)}	Electro-static discharge voltage (Machine Model)		

12.2.2 Current Characteristics

Symbol	Ratings		Maximum value	Unit	
	Total current into V _{DD} power lines	32-pin devices	75	mA	
IVDD	(source) ³⁾	44-pin devices	150	ША	
I _{VSS}	Total current out of V _{SS} ground lines	32-pin devices	75	m۸	
	(sink) for ³⁾	44-pin devices	150	mA	
	Output current sunk by any standard I/	tput current sunk by any standard I/O and control pin			
I _{IO}	Output current sunk by any high sink l/	50			
	Output current source by any I/Os and	- 25			
	Injected current on V _{PP} pin		± 5	mA	
I _{INJ(PIN)} ^{2) & 4)}	Injected current on RESET pin		± 5		
'INJ(PIN)	Injected current on OSC1 and OSC2 p		± 5		
	Injected current on any other pin ^{5) & 6)}	± 5			
ΣI _{INJ(PIN)} ²⁾	Total injected current (sum of all I/O ar	nd control pins) ⁵⁾	± 25		

Notes:

1. Directly connecting the RESET and I/O pins to V_{DD} or V_{SS} could damage the device if an unintentional internal reset is generated or an unexpected change of the I/O configuration occurs (for example, due to a corrupted program counter). <u>To guarantee</u> safe operation, this connection has to be done through a pull-up or pull-down resistor (typical: $4.7k\Omega$ for RESET, 10k Ω for I/Os). For the same reason, unused I/O pins must not be directly tied to V_{DD} or V_{SS} . 2. When the current limitation is not possible, the V_{IN} absolute maximum rating must be respected, otherwise refer to $I_{INJ(PIN)}$ specification. A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS} . 3. All power (V_{DD}) and ground (V_{SS}) lines must always be connected to the external supply.

4. Negative injection disturbs the analog performance of the device. See note in "ADC Accuracy" on page 143. For best reliability, it is recommended to avoid negative injection of more than 1.6mA.

5. When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterisation with $\Sigma I_{INJ(PIN)}$ maximum current injection on four I/O port pins of the device.

6. True open drain I/O port pins do not accept positive injection.

12.2.3 Thermal Characteristics


Symbol	Ratings	Value	Unit					
T _{STG}	Storage temperature range	-65 to +150	°C					
ТJ	aximum junction temperature (see Section 13.2 THERMAL CHARACTERISTICS)							

12.3 OPERATING CONDITIONS

12.3.1 General Operating Conditions (standard voltage ROM and Flash devices)

Symbol	Parameter	Conditions	Min	Max	Unit
f _{CPU}	Internal clock frequency		0	8	MHz
V _{DD}	Standard voltage devices (except Flash Write/Erase)		3.8	5.5	V
	Operating Voltage for Flash Write/Erase	V _{PP} = 11.4 to 12.6V	4.5	5.5	
		1 Suffix Version	0	70	°C
		5 Suffix Version	-10	85	
T _A	Ambient temperature range	6 or A Suffix Versions	-40	85	
		7 or B Suffix Versions	-40	105	
		C Suffix Version	-40	125	İ

Figure 60. f_{CPU} Max Versus V_{DD} for Standard Voltage Devices



Note: Some temperature ranges are only available with a specific package and memory size. Refer to Ordering Information .

114/156




www.DataSheet4U.com

Symbol	Parameter	Conditions	Min	Max	Unit
f _{CPU}	Internal clock frequency		0	4	MHz
V _{DD}	Low voltage devices (except Flash Write/ Erase) ¹⁾		3.0	3.6	V
	Operating Voltage for Flash Write/Erase	V _{PP} = 11.4 to 12.6V	3.0	3.6	
		1 Suffix Version	0	70	
T _A	Ambient temperature range	5 Suffix Version	-10	85	°C
		6 Suffix Version	-40	85	1

12.3.2 General Operating Conditions for low voltage ROM and Flash devices (planned)

Figure 61. f_{CPU} Max Versus V_{DD} for Low Voltage Devices



115/156

www.DataSheet4U.com

www.DataSheet4U.com

OPERATING CONDITIONS (Cont'd)

12.3.3 Operating Conditions with Low Voltage Detector (LVD)

Subject to general operating conditions for V_{DD} , f_{CPU} , and T_A .

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Reset release threshold	VD level = High in option byte	4.0 ¹⁾	4.2	4.5	
V _{IT+(LVD)}	(V _{DD} rise)	VD level = Med. in option byte ³⁾ VD level = Low in option byte ³⁾	3.55 ¹⁾ 2.95 ¹⁾	3.75 3.15	4.0 3.35	V
V _{IT-(LVD)}	Reset generation threshold (V _{DD} fall)	VD level = High in option byte	3.8	4.0	4.25 ¹⁾	v
		VD level = Med. in option byte ³⁾ VD level = Low in option byte ³⁾	3.35 2.8	3.55 3.0	3.75 ¹⁾ 3.15 ¹⁾	
V _{hys(LVD)}	LVD voltage threshold hysteresis ¹⁾	V _{IT+(LVD)} -V _{IT-(LVD)}	150	200	250	mV
Vt _{POR}	V _{DD} rise time ¹⁾²⁾		6		8	μs/V
t _{g(VDD)}	Filtered glitch delay on $V_{DD}^{(1)}$	Not detected by the LVD			40	ns


Notes:

1. Data based on characterization results, not tested in production.

2. When Vt_{POR} is faster than 100 μ s/V, the Reset signal is released after a delay of max. 42 μ s after V_{DD} crosses the V_{IT+(LVD)} threshold.

3. Applicable only in low voltage devices (planned).

Figure 62. LVD Startup Behaviour



Note: When the LVD is enabled, the MCU reaches its authorized operating voltage from a reset state. However, in some devices, the reset state is released when V_{DD} is approximately between 0.8V and 1.5V. As a consequence, depending on the ramp-up speed, the I/Os may toggle when V_{DD} is within this window.

This may be an issue especially for applications where the MCU drives power components.

Because Flash write access is impossible within this window, the Flash memory contents will not be corrupted.

116/156



www.DataSheet4U.com

12.3.4 Auxiliary Voltage Detector (AVD) Thresholds

Subject to general operating condition for $V_{\text{DD}},\,f_{\text{CPU}},\,\text{and}\,\,T_{\text{A}}.$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	1⇒0 AVDF flag toggle threshold	VD level = High in option byte	4.4 ¹⁾	4.6	4.9	
V _{IT+(AVD)}	(1/2 - riso)	VD level = Med. in option byte ²⁾ VD level = Low in option byte ²⁾	3.95 ¹⁾ 3.4 ¹⁾	4.15 3.6	4.4 3.8	V
	-(AVD) $0 \Rightarrow 1 \text{ AVDF flag toggle threshold}$ (V _{DD} fall)	VD level = High in option byte	4.2	4.4	4.65 ¹⁾	v
V _{IT-(AVD)}		VD level = Med. in option byte ²⁾ VD level = Low in option byte ²⁾	3.75 3.2	4.0 3.4	4.2 ¹⁾ 3.6 ¹⁾	
V _{hys(AVD)}	AVD voltage threshold hysteresis	V _{IT+(AVD)} -V _{IT-(AVD)}		200		mV
ΔV_{IT}	Voltage drop between AVD flag set and LVD reset activated	V _{IT-(AVD)} -V _{IT-(LVD)}		450		mV

1. Data based on characterization results, not tested in production.

2. Applicable only in low voltage devices (planned).

57

ww.DataSheet4U.com

117/156

www.DataSheet4U.com


12.4 SUPPLY CURRENT CHARACTERISTICS

The following current consumption specified for the ST7 functional operating modes over temperature range does not take into account the clock source current consumption. To get the total device consumption, the two current values must be added (except for HALT mode for which the clock is stopped).


12.4.1 RUN and SLOW Modes (Flash devices)

Symbol	Parameter		Conditions	Тур	Max ¹⁾	Unit
I _{DD}	Supply current in RUN mode ²⁾ (see Figure 63)	_{)D} ≤5.5V	$\begin{array}{l} f_{OSC}{=}2MHz, f_{CPU}{=}1MHz\\ f_{OSC}{=}4MHz, f_{CPU}{=}2MHz\\ f_{OSC}{=}8MHz, f_{CPU}{=}4MHz\\ f_{OSC}{=}16MHz, f_{CPU}{=}8MHz \end{array}$	1.3 2.0 3.6 7.1	3.0 5.0 8.0 15.0	mA
ססי	Supply current in SLOW mode ²⁾ (see Figure 64)] 3.8V≤V _{DD} ≤5.	$\begin{array}{l} f_{OSC}=2MHz, \ f_{CPU}=62.5 kHz \\ f_{OSC}=4MHz, \ f_{CPU}=125 kHz \\ f_{OSC}=8MHz, \ f_{CPU}=250 kHz \\ f_{OSC}=16MHz, \ f_{CPU}=500 kHz \end{array}$	0.6 0.7 0.8 1.1	2.7 3.0 3.6 4.0	mA
	Supply current in RUN mode ²⁾	₀ ≤3.6V	f _{OSC} =2MHz, f _{CPU} =1MHz f _{OSC} =4MHz, f _{CPU} =2MHz f _{OSC} =8MHz, f _{CPU} =4MHz	0.8 1.2 2.0	TBD TBD TBD	mA
I _{DD}	Supply current in SLOW mode ²⁾	3V≤V _{DD} ≤3.6V	f _{OSC} =2MHz, f _{CPU} =62.5kHz f _{OSC} =4MHz, f _{CPU} =125kHz f _{OSC} =8MHz, f _{CPU} =250kHz	0.33 0.37 0.44	TBD TBD TBD	mA

Figure 63. Typical I_{DD} in RUN vs. f_{CPU}







Notes:

- 1. Data based on characterization results, tested in production at V_{DD} max. and f_{CPU} max.
- 2. Measurements are done in the following conditions:
- Progam executed from RAM, CPU running with RAM access. The increase in consumption when executing from Flash is 50%.
- All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals in reset state.
- CSS and LVD disabled.
- Clock input (OSC1) driven by external square wave.
- In SLOW and SLOW WAIT mode, $f_{\mbox{CPU}}$ is based on $f_{\mbox{OSC}}$ divided by 32.
- To obtain the total current consumption of the device, add the clock source (Section 12.5.3 and Section 12.5.4) and the peripheral power consumption (Section 12.4.7).

118/156

Figure 66. Typical I_{DD} in SLOW-WAIT vs. f_{CPU}


5.2

5.5

SUPPLY CURRENT CHARACTERISTICS (Cont'd) 12.4.2 WAIT and SLOW WAIT Modes (Flash devices)

Symbol	Parameter		Conditions	Тур	Max ¹⁾	Unit
I _{DD}	Supply current in WAIT mode ²⁾ (see Figure 65)	'≤V _{DD} ≤5.5V	$\begin{array}{l} f_{OSC} = 2 MHz, \ f_{CPU} = 1 MHz \\ f_{OSC} = 4 MHz, \ f_{CPU} = 2 MHz \\ f_{OSC} = 8 MHz, \ f_{CPU} = 4 MHz \\ f_{OSC} = 16 MHz, \ f_{CPU} = 8 MHz \end{array}$	1.0 1.5 2.5 4.5	3.0 4.0 5.0 7.0	mA
DD	Supply current in SLOW WAIT mode ²⁾ (see Figure 66)	3.8V≤V _□	$\begin{array}{l} f_{OSC}=\!2MHz, f_{CPU}\!=\!62.5kHz\\ f_{OSC}\!=\!4MHz, f_{CPU}\!=\!125kHz\\ f_{OSC}\!=\!8MHz, f_{CPU}\!=\!250kHz\\ f_{OSC}\!=\!16MHz, f_{CPU}\!=\!500kHz \end{array}$	0.58 0.65 0.77 1.05	1.2 1.3 1.8 2.0	mA
	Supply current in WAIT mode ²⁾	₀ ≤3.6V	f _{OSC} =2MHz, f _{CPU} =1MHz f _{OSC} =4MHz, f _{CPU} =2MHz f _{OSC} =8MHz, f _{CPU} =4MHz	0.6 0.8 1.6	TBD TBD TBD	mA
IDD	Supply current in SLOW WAIT mode ²⁾	3V≤V _{DD} ≤3.6V	f _{OSC} =2MHz, f _{CPU} =62.5kHz f _{OSC} =4MHz, f _{CPU} =125kHz f _{OSC} =8MHz, f _{CPU} =250kHz	0.33 0.37 0.44	TBD TBD TBD	mA

Figure 65. Typical I_{DD} in WAIT vs. f_{CPU}



Notes:

1. Data based on characterization results, tested in production at V_{DD} max. and f_{CPU} max.

2. Measurements are done in the following conditions:

- Progam executed from RAM, CPU running with RAM access. The increase in consumption when executing from Flash is 50%.

- All I/O pins in input mode with a static value at $\rm V_{DD}$ or $\rm V_{SS}$ (no load)
- All peripherals in reset state.
- CSS and LVD disabled.
- Clock input (OSC1) driven by external square wave.
- In SLOW and SLOW WAIT mode, $f_{\mbox{CPU}}$ is based on $f_{\mbox{OSC}}$ divided by 32.
- To obtain the total current consumption of the device, add the clock source (Section 12.5.3 and Section 12.5.4) and the peripheral power consumption (Section 12.4.7).

<u>/</u>۲

119/156

www.DataSheet4U.com

SUPPLY CURRENT CHARACTERISTICS (Cont'd) 12.4.3 RUN and SLOW Modes (ROM devices)

Symbol	Parameter		Conditions	Тур	Max ¹⁾	Unit
1	Supply current in RUN mode ²⁾	_{0D} ≤5.5V	$ \begin{array}{c} f_{OSC}=2MHz, \ f_{CPU}=1MHz \\ f_{OSC}=4MHz, \ f_{CPU}=2MHz \\ f_{OSC}=8MHz, \ f_{CPU}=4MHz \\ f_{OSC}=16MHz, \ f_{CPU}=8MHz \end{array} $		2.0 3.0 5.0 10.0	mA
I _{DD}	Supply current in SLOW mode ²⁾	3.8V≤V _{DD} ≤5	$\begin{array}{l} f_{OSC} = 2 \text{MHz}, \ f_{CPU} = 62.5 \text{kHz} \\ f_{OSC} = 4 \text{MHz}, \ f_{CPU} = 125 \text{kHz} \\ f_{OSC} = 8 \text{MHz}, \ f_{CPU} = 250 \text{kHz} \\ f_{OSC} = 16 \text{MHz}, \ f_{CPU} = 500 \text{kHz} \end{array}$	0.6 0.7 0.8 1.1	1.8 2.1 2.4 3.0	
	Supply current in RUN mode ²⁾	_D ≤3.6V	f _{OSC} =2MHz, f _{CPU} =1MHz f _{OSC} =4MHz, f _{CPU} =2MHz f _{OSC} =8MHz, f _{CPU} =4MHz	0.8 1.2 2.0	TBD TBD TBD	mA
I _{DD}	Supply current in SLOW mode ²⁾	3V≤V _{DD} ≤3.6V	f _{OSC} =2MHz, f _{CPU} =62.5kHz f _{OSC} =4MHz, f _{CPU} =125kHz f _{OSC} =8MHz, f _{CPU} =250kHz	0.35 0.4 0.5	TBD TBD TBD	ШA

12.4.4 WAIT and SLOW WAIT Modes (ROM devices)

Symbol	Parameter		Conditions	Тур	Max ¹⁾	Unit
I _{DD}	Supply current in WAIT mode ²⁾	_{DD} ≤5.5V	$ \begin{array}{c} f_{OSC}=2MHz, \ f_{CPU}=1MHz \\ f_{OSC}=4MHz, \ f_{CPU}=2MHz \\ f_{OSC}=8MHz, \ f_{CPU}=4MHz \\ f_{OSC}=16MHz, \ f_{CPU}=8MHz \end{array} $		1.3 2.0 3.3 6.0	mA
	Supply current in SLOW WAIT mode ²⁾	3.8V≤V _{DD} ≤5.	$\begin{array}{l} f_{OSC}{=}2MHz, f_{CPU}{=}62.5 kHz \\ f_{OSC}{=}4MHz, f_{CPU}{=}125 kHz \\ f_{OSC}{=}8MHz, f_{CPU}{=}250 kHz \\ f_{OSC}{=}16MHz, f_{CPU}{=}500 kHz \end{array}$	0.07 0.1 0.2 0.35	0.2 0.3 0.6 1.2	ШA
I _{DD}	Supply current in WAIT mode ²⁾	_D ≤3.6V	f _{OSC} =2MHz, f _{CPU} =1MHz f _{OSC} =4MHz, f _{CPU} =2MHz f _{OSC} =8MHz, f _{CPU} =4MHz	0.6 0.8 1.6	TBD TBD TBD	mA
	Supply current in SLOW WAIT mode ²⁾	3V≤V _{DD} ≤3.6V	f _{OSC} =2MHz, f _{CPU} =62.5kHz f _{OSC} =4MHz, f _{CPU} =125kHz f _{OSC} =8MHz, f _{CPU} =250kHz	0.33 0.37 0.44	TBD TBD TBD	

Notes:

1. Data based on characterization results, tested in production at V_{DD} max. and f_{CPU} max.

- 2. Measurements are done in the following conditions:
- Progam executed from RAM, CPU running with RAM access. There is no increase in consumption for if programs are executed in ROM
- All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals in reset state.
- CSS and LVD disabled.
- Clock input (OSC1) driven by external square wave.
- In SLOW and SLOW WAIT mode, f_{CPU} is based on f_{OSC} divided by 32.
 To obtain the total current consumption of the device, add the clock source (Section 12.5.3 and Section 12.5.4) and the peripheral power consumption (Section 12.4.7).



SUPPLY CURRENT CHARACTERISTICS (Cont'd) 12.4.5 HALT and ACTIVE-HALT Modes

Symbol	Parameter	Conditions		Тур	Max	Unit
I _{DD}	Supply current in HALT mode ¹⁾	V _{DD} =5.5V	-40°C≤T _A ≤+85°C -40°C≤T _A ≤+125°C		10 50	μΑ
I _{DD}	Supply current in ACTIVE-HALT mode ²⁾	f _{OSC} = 16 M	Hz, V _{DD} = 5V	650	Nomax. guaran- teed	μΑ

Notes:

1. All I/O pins in push-pull 0 mode (when applicable) with a static value at V_{DD} or V_{SS} (no load), CSS and LVD disabled. Data based on characterization results, tested in production at V_{DD} max. and f_{CPU} max.

2. Data based on characterisation results, not tested in production. All I/O pins in push-pull 0 mode (when applicable) with a static value at V_{DD} or V_{SS} (no load); clock input (OSC1) driven by external square wave, LVD disabled. To obtain the total current consumption of the device, add the clock source consumption (Section 12.5.3 and Section 12.5.4).

12.4.6 Supply and Clock Managers

The previous current consumption specified for the ST7 functional operating modes over temperature range does not take into account the clock source current consumption. To get the total device consumption, the two current values must be added (except for HALT mode).

Symbol	Parameter	Conditions	Тур	Max ¹⁾	Unit
I _{DD(RCINT)}	Supply current of internal RC oscillator		625		
I _{DD(RCEXT)}	Supply current of external RC oscillator ²⁾		see Section 12.5.4 on page 126		
I _{DD(RES)}	Supply current of resonator oscillator ^{2) & 3)}		12.5.3	see Section 12.5.3 on page 124	
I _{DD(PLL)}	PLL supply current	V _{DD} = 5V	360		
I _{DD(CSS)}	Clock security system supply current	V _{DD} = 5V	250		
I _{DD(LVD)}	LVD supply current	HALT mode, V_{DD} = 5V	150	300	

Notes:

1. Data based on characterisation results, not tested in production.

2. Data based on characterization results done with the external components specified in Section 12.5.3 and Section 12.5.4, not tested in production.

3. As the oscillator is based on a current source, the consumption does not depend on the voltage.



121/156

www.DataSheet4U.com

SUPPLY CURRENT CHARACTERISTICS (Cont'd)

12.4.7 On-Chip Peripherals

Measured on S72F521R9T3 on TQFP64 generic board $T_A = 25^{\circ}C f_{CPU}=4MHz$.

Symbol	Parameter	Conditions	Тур	Unit
I _{DD(TIM)}	16-bit Timer supply current ¹⁾	V _{DD} =5.0V	50	μA
I _{DD(SPI)}	SPI supply current ³⁾	V _{DD} =5.0V	400	μA
I _{DD(ADC)}	ADC supply current when converting ⁶⁾	V _{DD} =5.0V	400	μΑ

Notes:

Data based on a differential I_{DD} measurement between reset configuration (timer counter running at f_{CPU}/4) and timer counter stopped (only TIMD bit set). Data valid for one timer.

3. Data based on a differential I_{DD} measurement between reset configuration (SPI disabled) and a permanent SPI master communicationat maximum speed (data sent equal to 55h). This measurement includes the pad toggling consumption.

6. Data based on a differential I_{DD} measurement between reset configuration and continuous A/D conversions.

122/156



www.DataSheet4U.com

12.5 CLOCK AND TIMING CHARACTERISTICS

Subject to general operating conditions for $V_{\text{DD}},\,f_{\text{CPU}},\,\text{and}\,T_{\text{A}}.$


12.5.1 General Timings

Symbol	Parameter	Conditions	Min	Typ ¹⁾	Max	Unit
t _{c(INST)}	Instruction cycle time		2	3	12	t _{CPU}
		f _{CPU} =8MHz	250	375	1500	ns
+	Interrupt reaction time ²⁾ $t_{v(IT)} = \Delta t_{c(INST)} + 10$		10		22	t _{CPU}
^τ v(IT)		f _{CPU} =8MHz	1.25		2.75	μs

12.5.2 External Clock Source

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OSC1H}	OSC1 input pin high level voltage		V _{DD} -1		V _{DD}	V
V _{OSC1L}	OSC1 input pin low level voltage		V _{SS}		V _{SS} +1	v
t _{w(OSC1H)} t _{w(OSC1L)}	OSC1 high or low time ³⁾	see Figure 67	5			ns
t _{r(OSC1)} t _{f(OSC1)}	OSC1 rise or fall time ³⁾				15	113
۱L	OSCx Input leakage current	V _{SS} ≤V _{IN} ≤V _{DD}			±1	μΑ

Figure 67. Typical Application with an External Clock Source



Notes:

1. Data based on typical application software.

2. Time measured between interrupt event and interrupt vector fetch. $\Delta t_{c(INST)}$ is the number of t_{CPU} cycles needed to finish the current instruction execution.

3. Data based on design simulation and/or technology characteristics, not tested in production.



DataSheet4U.com

www.DataSheet4U.com

CLOCK AND TIMING CHARACTERISTICS (Cont'd)


12.5.3 Crystal and Ceramic Resonator Oscillators

The ST7 internal clock can be supplied with four different Crystal/Ceramic resonator oscillators. All the information given in this paragraph are based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. Refer to the crystal/ceramic resonator manufacturer for more details (frequency, package, accuracy...).

Symbol	Parameter	Со	nditions	Min	Max	Unit
	Oscillator Frequency ¹⁾	LP: Low powe	r oscillator	1	2	
fosc		MP: Medium	ower oscillator	>2	4	NAL I-
		MS: Medium speed oscillator		>4	8	MHz
		HS: High spee	ed oscillator	>8	16	
R _F	Feedback resistor			20	40	kΩ
		R _S =200Ω	LP oscillator	22	56	
C _{L1}	Recommended load capacitance ver-	R _S =200Ω	MP oscillator	22	46	
C _{L2}	sus equivalent serial resistance of the	R _S =200Ω	MS oscillator	18	33	pF
€L2	crystal or ceramic resonator (R _S)	R _S =100Ω	HS oscillator	15	33	

Symbol	Parameter	Co	Conditions		Max	Unit
i ₂	OSC2 driving current	V _{DD} =5V V _{IN} =V _{SS}	LP oscillator MP oscillator MS oscillator HS oscillator	80 160 310 610	150 250 460 910	μA

Figure 68. Typical Application with a Crystal or Ceramic Resonator



Notes:

1. The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R_S value. Refer to crystal/ceramic resonator manufacturer for more details.

\$7/

www.DataSheet4U.com

CLOCK AND TIMING CHARACTERISTICS (Cont'd)

0	scil.		Т	ypical C	rystal or Ceramic Resonators	C_{L1}		t _{SU(osc)}
0.	scii.		Reference ³⁾	Freq.	Characteristic ¹⁾	[pF]	[pF]	[ms] ²⁾
0	LP	A	CSA2.00MG	2MHz	$\Delta f_{OSC} = [\pm 0.5\%_{tolerance}, \pm 0.3\%_{\Delta Ta}, \pm 0.3\%_{aging}, \pm x.x\%_{correl}]$	22	22	4
amic	MP	AT,	CSA4.00MG	4MHz	$\Delta f_{OSC} = [\pm 0.5\%_{tolerance}, \pm 0.3\%_{\Delta Ta}, \pm 0.3\%_{aging}, \pm x.x\%_{correl}]$	22	22	2
Cera	MS	IUR	CSA8.00MTZ	8MHz	$\Delta f_{OSC} = [\pm 0.5\%_{tolerance}, \pm 0.5\%_{\Delta Ta}, \pm 0.3\%_{aging}, \pm x.x\%_{correl}]$	33	33	1
0	HS	\geq	CSA16.00MXZ040	16MHz	$\Delta f_{OSC} \texttt{=} \texttt{[\pm0.5\%_{tolerance}, \pm0.3\%_{\Delta Ta}, \pm0.3\%_{aging}, \pm x.x\%_{correl}]}$	33	33	0.7

Notes:

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.

2. $t_{SU(OSC)}$ is the typical oscillator start-up time measured between V_{DD} =2.8V and the fetch of the first instruction (with a quick V_{DD} ramp-up from 0 to 5V (<50µs). 3. Contact the supplier for updated product information.

57

ww.DataSheet4U.com

125/156

www.DataSheet4U.com

CLOCK CHARACTERISTICS (Cont'd)


12.5.4 RC Oscillators

The ST7 internal clock can be supplied with an RC oscillator. This oscillator can be used with internal

or external components (selectable by option byte).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	Internal RC oscillator frequency	Τ _A =25°C, V _{DD} =5V	2	3.5	5.6	
^T OSC (RCINT)	See Figure 70 and Figure 71	1 _A -25 C, V _{DD} -3V				MHz
f _{OSC(RCEXT)}	External RC oscillator frequency ¹⁾		5 / (R _{EX} .C _{EX})			
R _{EX}	Oscillator external resistor ²⁾		56	56 100		KΩ
C _{EX}	Oscillator external capacitor		22 470		pF	
li _{CEX}	Capacitor load current 3)	OSC1 = V _{SS} or 1.5V		290	350	μΑ

Figure 69. Typical Application with RC oscillator



Notes:

- 1. Data based on design simulation.
- 2. R_{EX} must have a positive temperature coefficient (ppm/°C), carbon resistors should therefore not be used.
- 3. i_{CEX} is the current needed to load the C_{EX} capacitor while OSC1 is forced to V_{SS} or 1.5V (RC oscillation voltage range).

Figure 70. Typical f_{OSC(RCINT)} vs V_{DD}





Figure 71. Typical f_{OSC(RCINT)} vs T_A



)ataSheet4U.com



www.DataSheet4U.com

CLOCK CHARACTERISTICS (Cont'd)

12.5.5 Clock Security System (CSS)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{SFOSC}	Safe Oscillator Frequency ¹⁾			3		MHz

Note:

1. Data based on characterization results.

12.5.6 PLL Characteristics

Operating conditions: V_{DD} 3.8 to 5.5V @ T_A 0 to 70°C¹⁾ or V_{DD} 4.5 to 5.5V @ T_A -40 to 125°C

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DD(PLL)}	PLL Operating Range	T _A 0 to 70°C	3.8		5.5	V
		T _A -40 to +125°C	4.5		5.5	v
fosc	PLL input frequency range		2		4	MHz
f /Af		f _{OSC} = 4 MHz.		1.0	2.5	%
$f_{CPU}/\Delta f_{CPU}$		f _{OSC} = 2 MHz.		2.5	4.0	%

ble.

The user must take the PLL jitter into account in the application (for example in serial communica-

tion or sampling of high frequency signals). The

PLL jitter is a periodic effect, which is integrated

over several CPU cycles. Therefore the longer the

period of the application signal, the less it will be

Figure 72 shows the PLL jitter integrated on application signals in the range 125kHz to 2MHz. At fre-


quencies of less than 125KHz, the jitter is negligi-

impacted by the PLL jitter.

Note:

1. Data characterized but not tested.

Figure 72. PLL Jitter vs. Signal frequency¹



Note 1: Measurement conditions: $f_{CPU} = 4MHz$, $T_A = 25^{\circ}C$

57

)ataSheet4U.com

moo || || +000 || 0000 - 00

127/156

www.DataSheet4U.com

12.6 MEMORY CHARACTERISTICS

12.6.1 RAM and Hardware Registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{RM}	Data retention mode ¹⁾	HALT mode (or RESET)	1.6			V

12.6.2 FLASH Memory

DUAL VOLTAGE HDFLASH MEMORY

Symbol	Parameter	Conditions	Min ²⁾	Тур	Max ²⁾	Unit	
£	Operating frequency	Read mode	0		8	MHz	
f _{CPU}	Operating frequency	Write / Erase mode	1		8		
V _{PP}	Programming voltage ³⁾	$4.5V \le V_{DD} \le 5.5V$	11.4		12.6	V	
		RUN mode (f _{CPU} = 4MHz)			3	٣A	
ا _{DD} ع	Supply current ⁴⁾	Write / Erase		0		mA	
		Power down mode / HALT		1	10		
1	V _{PP} current ⁴⁾	Read (V _{PP} =12V)			200	μA	
I _{PP}		Write / Erase			30	mA	
t _{VPP}	Internal V _{PP} stabilization time			10		μs	
t _{RET}	Data retention	T _A =55°C	20			years	
N _{RW}	Write erase cycles	T _A =25°C	100			cycles	
T _{PROG} T _{ERASE}	Programming or erasing tempera- ture range		-40	25	85	°C	

Notes:

1. Minimum V_{DD} supply voltage without losing data stored in RAM (in HALT mode or under RESET) or in hardware registers (only in HALT mode). Not tested in production.

2. Data based on characterization results, not tested in production.

3. V_{PP} must be applied only during the programming or erasing operation and not permanently for reliability reasons.

4. Data based on simulation results, not tested in production.



www.DataSheet4U.com

12.7 EMC CHARACTERISTICS

Susceptibility tests are performed on a sample basis during product characterization.

12.7.1 Functional EMS

(Electro Magnetic Susceptibility)

Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is stressed by two electro magnetic events until a failure occurs (indicated by the LEDs).

- ESD: Electro-Static Discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed.

Symbol	Parameter	Conditions	Neg ¹⁾	Pos ¹⁾	Unit
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V _{DD} =5V, T _A =+25°C, f _{OSC} =8MHz conforms to IEC 1000-4-2	-1	1.5	
V _{FFTB}	Fast transient voltage burst limits to be applied through 100pF on V_{DD} and V_{DD} pins to induce a functional disturbance	V _{DD} =5V, T _A =+25°C, f _{OSC} =8MHz conforms to IEC 1000-4-4	-1.5	1.5	kV

12.7.2 Electro Magnetic Interference (EMI)

Based on a simple application running on the product (toggling 2 LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm SAE J 1752/3 which specifies the board and the loading of each pin.

Symbol	Parameter	Conditions	Monitored	Max vs. [Unit	
Symbol	Faranieter	Conditions	Frequency Band	8/4MHz	16/8MHz	
			0.1MHz to 30MHz	13	13	
c	Peak level	V _{DD} =5V, T _A =+25°C,	30MHz to 130MHz	19	24	dBμV
SEMI	conforming to SAE J 1752/3		130MHz to 1GHz	7	13	
		SAE EMI Level	3.0	3.5	-	

Notes:

1. Data based on characterization results, not tested in production.

129/156

www.DataSheet4U.com

57/

12.7.3 Absolute Electrical Sensitivity

Based on three different tests (ESD, LU and DLU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the AN1181 ST7 application note.

12.7.3.1 Electro-Static Discharge (ESD)

Electro-Static Discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends of the number of supply pins of the device (3 parts*(n+1) supply pin). Two models are usually simulated: Human Body Model and Machine Model. This test conforms to the JESD22-A114A/A115A standard. See Figure 73 and the following test sequences.

Human Body Model Test Sequence

- C_L is loaded through S1 by the HV pulse generator.
- S1 switches position from generator to R.
- A discharge from C_L through R (body resistance) to the ST7 occurs.
- S2 must be closed 10 to 100ms after the pulse delivery period to ensure the ST7 is not left in charge state. S2 must be opened at least 10ms prior to the delivery of the next pulse.


Absolute Maximum Ratings

Machine Model Test Sequence

- C_L is loaded through S1 by the HV pulse generator.
- S1 switches position from generator to ST7.
- A discharge from C_L to the ST7 occurs.
- S2 must be closed 10 to 100ms after the pulse delivery period to ensure the ST7 is not left in charge state. S2 must be opened at least 10ms prior to the delivery of the next pulse.
- R (machine resistance), in series with S2, ensures a slow discharge of the ST7.

Symbol	Ratings	Conditions	Maximum value ¹⁾	Unit
V _{ESD(HBM)}	Electro-static discharge voltage (Human Body Model)	T _A =+25°C	2000	V
V _{ESD(MM)}	Electro-static discharge voltage (Machine Model)	T _A =+25°C	200	v

Figure 73. Typical Equivalent ESD Circuits



Notes:

1. Data based on characterization results, not tested in production.

130/156

www.DataSheet4U.com

12.7.3.2 Static and Dynamic Latch-Up

- LU: 3 complementary static tests are required on 10 parts to assess the latch-up performance. A supply overvoltage (applied to each power supply pin) and a current injection (applied to each input, output and configurable I/O pin) are performed on each sample. This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the AN1181 ST7 application note.
- DLU: Electro-Static Discharges (one positive then one negative test) are applied to each pin of 3 samples when the micro is running to assess the latch-up performance in dynamic mode. Power supplies are set to the typical values, the oscillator is connected as near as possible to the pins of the micro and the component is put in reset mode. This test conforms to the IEC1000-4-2 and SAEJ1752/3 standards and is described in Figure 74. For more details, refer to the AN1181 ST7 application note.

12.7.3.3 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It

Electrical Sensitivities

should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations:

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)


Prequalification trials:

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the RE-SET pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behaviour is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Symbol	Parameter	Conditions	Class ¹⁾
LU	Static latch-up class	$T_A=+25^{\circ}C$ $T_A=+85^{\circ}C$	A A
		T _A =+125°C	A
DLU	Dynamic latch-up class	V_{DD} =5.5V, f _{OSC} =4MHz, T _A =+25°C	A

Figure 74. Simplified Diagram of the ESD Generator for DLU



Notes:

1. Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to Class A it exceeds the JEDEC standard. B Class strictly covers all the JEDEC criteria (international standard).

2. Schaffner NSG435 with a pointed test finger.

<u>ل</u>رک

131/156

www.DataSheet4U.com

DataSheet4U.com

12.7.4 ESD Pin Protection Strategy

To protect an integrated circuit against Electro-Static Discharge the stress must be controlled to prevent degradation or destruction of the circuit elements. The stress generally affects the circuit elements which are connected to the pads but can also affect the internal devices when the supply pads receive the stress. The elements to be protected must not receive excessive current, voltage or heating within their structure.

An ESD network combines the different input and output ESD protections. This network works, by allowing safe discharge paths for the pins subjected to ESD stress. Two critical ESD stress cases are presented in Figure 75 and Figure 76 for standard pins and in Figure 77 and Figure 78 for true open drain pins.

Standard Pin Protection

To protect the output structure the following elements are added:

– A diode to V_{DD} (3a) and a diode from V_{SS} (3b)

– A protection device between V_{DD} and V_{SS} (4) To protect the input structure the following elements are added:

- A resistor in series with the pad (1)
- A diode to V_{DD} (2a) and a diode from V_{SS} (2b)
- A protection device between V_{DD} and V_{SS} (4)





Figure 76. Negative Stress on a Standard Pad vs. V_{DD}



132/156

DataSheet4U.com



www.DataSheet4U.com


True Open Drain Pin Protection


The centralized protection (4) is not involved in the discharge of the ESD stresses applied to true open drain pads due to the fact that a P-Buffer and diode to V_{DD} are not implemented. An additional local protection between the pad and V_{SS} (5a & 5b) is implemented to completely absorb the positive ESD discharge.


Multisupply Configuration

When several types of ground (V_{SS}, V_{SSA}, ...) and power supply (V_{DD}, V_{AREF}, ...) are available for any reason (better noise immunity...), the structure shown in Figure 79 is implemented to protect the device against ESD.


Figure 77. Positive Stress on a True Open Drain Pad vs. V_{SS}











www.DataSheet4U.com

DataSheet4U.com

12.8 I/O PORT PIN CHARACTERISTICS

12.8.1 General Characteristics

Subject to general operating conditions for V_{DD} , f_{OSC} , and T_A unless otherwise specified.

Symbol	Parameter	Con	ditions	Min	Тур	Max	Unit
V _{IL}	Input low level voltage 1)					$0.3 \mathrm{xV}_{\mathrm{DD}}$	
V _{IH}	Input high level voltage 1)	CMOS ports	5	$0.7 \mathrm{xV}_{\mathrm{DD}}$			
V _{hys}	Schmitt trigger voltage hysteresis 2)				0.7		V
V _{IL}	Input low level voltage 1)					0.8	v
V _{IH}	Input high level voltage 1)	TTL ports		2			
V _{hys}	Schmitt trigger voltage hysteresis 2)				1		
I _{INJ(PIN)} ³⁾	Injected Current on an I/O pin	V _{DD} =5V				± 4	
$\Sigma I_{\text{INJ}(\text{PIN})}^{3)}$	Total injected current (sum of all I/O and control pins)					± 25	mA
١L	Input leakage current	V _{SS} ≤V _{IN} ≤V	DD			±1	۸
۱ _S	Static current consumption	Floating inp	ut mode ⁴⁾			200	μA
R _{PU}	Weak pull-up equivalent resistor 5)	V _{IN} =V _{SS}	V _{DD} =5V	50	120	250	kΩ
C _{IO}	I/O pin capacitance		·		5		pF
t _{f(IO)out}	Output high to low level fall time ¹⁾	C _L =50pF Between 10% and 90%			25		ns
t _{r(IO)out}	Output low to high level rise time ¹⁾				25		115
t _{w(IT)in}	External interrupt pulse time ⁶⁾			1			t _{CPU}

Figure 80. Connecting Unused I/O Pins





Figure 81. Typical I_{PU} vs. V_{DD} with V_{IN}=V_{SS}



Notes:

1. Data based on characterization results, not tested in production.

2. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.

3. When the current limitation is not possible, the V_{IN} maximum must be respected, otherwise refer to $I_{INJ(PIN)}$ specification. A positive injection is induced by V_{IN} >V_{DD} while a negative injection is induced by V_{IN} <V_{SS}. Refer to Section 12.2.2 on page 113 for more details.

4. Configuration not recommended, all unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down resistor (see Figure 80). Data based on design simulation and/or technology characteristics, not tested in production.

5. The R_{PU} pull-up equivalent resistor is based on a resistive transistor (corresponding I_{PU} current characteristics described in Figure 81).

6. To generate an external interrupt, a minimum pulse width has to be applied on an I/O port pin configured as an external interrupt source.



www.DataSheet4U.com

I/O PORT PIN CHARACTERISTICS (Cont'd)

12.8.2 Output Driving Current

Subject to general operating conditions for $V_{\text{DD}},\,f_{\text{CPU}},\,\text{and}\,T_{\text{A}}$ unless otherwise specified.

Symbol	Parameter		Conditions	Min	Max	Unit
	Output low level voltage for a standard I/O pin		I _{IO} =+5mA		1.2	
	when 8 pins are sunk at same time (see Figure 82)		I _{IO} =+2mA		0.5	
V _{OL} ¹⁾	Output low level voltage for a high sink I/O pin when 4 pins are sunk at same time)=5V	I _{IO} =+20mA,T _A ≤85°C T _A ≥85°C		1.3 1.5	V
	(see Figure 83 and Figure 85)	VDD	I _{IO} =+8mA		0.6	
V _{OH} ²⁾	Output high level voltage for an I/O pin when 4 pins are sourced at same time		I _{IO} =-5mA, T _A ≤85°C T _A ≥85°C			
	(see Figure 84 and Figure 87)		I _{IO} =-2mA	V _{DD} -0.7		1






Figure 83. Typical V_{OL} at V_{DD}=5V (high-sink)





Figure 84. Typical V_{OH} at V_{DD}=5V



1. The I_{IO} current sunk must always respect the absolute maximum rating specified in Section 12.2.2 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS}. 2. The I_{IO} current sourced must always respect the absolute maximum rating specified in Section 12.2.2 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD}. True open drain I/O pins do not have V_{OH}.


DataSheet4U.com

57


www.DataSheet4U.com

135/156


I/O PORT PIN CHARACTERISTICS (Cont'd)











136/156



www.DataSheet4U.com


12.9 CONTROL PIN CHARACTERISTICS

12.9.1 Asynchronous RESET Pin

Subject to general operating conditions for V_{DD} , f_{CPU} , and T_A unless otherwise specified.

Symbol	Parameter	Cor	nditions	Min	Тур	Max	Unit
V _{IL}	Input low level voltage 1)					$0.16 \mathrm{xV}_{\mathrm{DD}}$	
V _{IH}	Input high level voltage ¹⁾			$0.85 \mathrm{xV}_{\mathrm{DD}}$			
V _{hys}	Schmitt trigger voltage hysteresis 2)				2.5		V
V _{OL}	Output low level voltage 3)		I _{IO} =+5mA		0.5	1.2	v
VOL	Output low level voltage		I _{IO} =+2mA		0.2	0.5	
I _{IO}	Input current on RESET pin				2	TBD	mA
R _{ON}	Weak pull-up equivalent resistor			20	30	120	kΩ
t	Generated reset pulse duration	External p	pin	0		42 ⁹⁾	μs
t _{w(RSTL)out}	Generated reset pulse duration	Internal re	eset sources	20	30	42 ⁹⁾	μs
t _{h(RSTL)in}	External reset pulse hold time ⁴⁾			2.5			μs
t _{g(RSTL)in}	Filtered glitch duration ⁵⁾				200		ns

Figure 88. Typical Application with **RESET** pin $^{6)7)8)$



Notes:

1. Data based on characterization results, not tested in production.

2. Hysteresis voltage between Schmitt trigger switching levels.

3. The I_{IO} current sunk must always respect the absolute maximum rating specified in Section 12.2.2 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS}.

4. To guarantee the reset of the device, a minimum pulse has to be applied to the $\overline{\text{RESET}}$ pin. All short pulses applied on the RESET pin with a duration below $t_{h(RSTL)in}$ can be ignored.

5. The reset network (the resistor and two capacitors) protects the device against parasitic resets, especially in noisy environments.

6. The output of the external reset circuit must have an open-drain output to drive the ST7 reset pad. Otherwise the device can be damaged when the ST7 generates an internal reset (LVD or watchdog).

7. Whatever the reset source is (internal or external), the user must ensure that the level on the $\overline{\text{RESET}}$ pin can go below the V_{IL} max. level specified in Section 12.9.1. Otherwise the reset will not be taken into account internally.

8. Because the reset circuit is <u>design</u>ed to allow the internal RESET to be output in the RESET pin, the user must ensure that the current sunk on the RESET pin (by an external pull-up for example) is less than the absolute maximum value specified for $I_{INJ(RESET)}$ in Section 12.2.2 on page 113.

9. Data guaranteed by design, not tested in production.




CONTROL PIN CHARACTERISTICS (Cont'd)

12.9.2 ICCSEL/V_{PP} Pin

Subject to general operating conditions for $V_{\text{DD}}, f_{\text{CPU}},$ and T_{A} unless otherwise specified.

Symbol	Parameter	Conditions	Min	Max	Unit	
V _{II} Input low level voltage ¹⁾		FLASH versions		0.2		
۷IL	V _{IL} Input low level voltage ¹⁾	ROM versions	V _{SS}	0.3xV _{DD}	N/	
Maria	Input high level voltage ¹⁾	FLASH versions	V _{DD} -0.1	12.6	v	
V _{IH} Inpu		ROM versions	0.7xV _{DD}	V _{DD}		
١L	Input leakage current	V _{IN} =V _{SS}		±1	μΑ	

Figure 89. Two typical Applications with ICCSEL/V_{PP} Pin²⁾



Notes:

1. Data based on design simulation and/or technology characteristics, not tested in production.

2. When ICC mode is not required by the application ICCSEL/V_{PP} pin must be tied to V_{SS} .

12.10 TIMER PERIPHERAL CHARACTERISTICS

Subject to general operating conditions for V_{DD} , f_{OSC} , and T_A unless otherwise specified.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output...).

12.10.1 16-Bit Timer

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{w(ICAP)in}	Input capture pulse time		1			t _{CPU}
t	A) PWM resolution time		2			t _{CPU}
t _{res} (PWM)		f _{CPU} =8MHz	250			ns
f _{EXT}	Timer external clock frequency		0		f _{CPU} /4	MHz
f _{PWM}	PWM repetition rate		0		f _{CPU} /4	MHz
Res _{PWM}	PWM resolution				16	bit



12.11 COMMUNICATION INTERFACE CHARACTERISTICS


12.11.1 SPI - Serial Peripheral Interface

Subject to general operating conditions for $V_{DD}, f_{CPU},$ and T_A unless otherwise specified.

Refer to I/O port characteristics for more details on t<u>he</u> input/output alternate function characteristics (SS, SCK, MOSI, MISO).

Symbol	Parameter	Conditions	Min	Max	Unit
^f scк 1/t _{c(SCK)}	SPI clock frequency	Master f _{CPU} =8MHz	f _{CPU} /128 0.0625	f _{CPU} /4 2	MHz
		Slave f _{CPU} =8MHz	0	f _{CPU} /2 4	IVIFIZ.
t _{r(SCK)} t _{f(SCK)}	SPI clock rise and fall time		see I/O port pin description		
t _{su(SS)}	SS setup time	Slave	120		
t _{h(SS)}	SS hold time	Slave	120		
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master Slave	100 90		
t _{su(MI)} t _{su(SI)}	Data input setup time	Master Slave	100 100		
t _{h(MI)} t _{h(SI)}	Data input hold time	Master Slave	100 100		ns
t _{a(SO)}	Data output access time	Slave	0	120	
t _{dis(SO)}	Data output disable time	Slave		240	
t _{v(SO)}	Data output valid time	Clave (offer enable edge)		90	
t _{h(SO)}	Data output hold time	Slave (after enable edge)	0		
t _{v(MO)}	Data output valid time	Maatar (bafara contura adra)			+
t _{h(MO)}	Data output hold time	Master (before capture edge)	0.25		t _{CPU}

Figure 90. SPI Slave Timing Diagram with CPHA=0³⁾



Notes:

- 1. Data based on design simulation and/or characterisation results, not tested in production.
- 2. When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends on the I/O port configuration.
- 3. Measurement points are done at CMOS levels: $0.3xV_{DD}$ and $0.7xV_{DD}$.

57

ww.DataSheet4U.com

139/156

www.DataSheet4U.com

COMMUNICATION INTERFACE CHARACTERISTICS (Cont'd)





Figure 91. SPI Slave Timing Diagram with CPHA=1¹⁾





Notes:

1. Measurement points are done at CMOS levels: $0.3 x V_{\text{DD}}$ and $0.7 x V_{\text{DD}}.$

2. When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends of the I/O port configuration.

لرکا

12.12 10-BIT ADC CHARACTERISTICS

Subject to general operating conditions for V_{DD} , f_{CPU} , and T_A unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ ¹⁾	Max	Unit
f _{ADC}	ADC clock frequency		0.4		2	MHz
V _{AREF}	Analog reference voltage ²⁾		0.7*V _{DD}		5.5	V
V _{AIN}	Conversion voltage range 3)		V _{SSA}		V _{AREF}	
١ _L	Input leakage current for analog input	-40°C≤T _A ≤85°C range			±250	nA
		Other T _A ranges			±1	μΑ
R _{AIN}	External input impedance				see	kΩ
C _{AIN}	External capacitor on analog input				Figure 93 and	pF
f _{AIN}	Variation freq. of analog input signal				Figure 94 ³⁾⁴⁾⁵⁾	Hz
C _{ADC}	Internal sample and hold capacitor			12		pF
t _{STAB}	Stabilization time after ADC enable			0 ⁵⁾		
t _{ADC}	Conversion time (Sample+Hold) - No of sample capacitor loading cycles - No. of Hold conversion cycles	f _{CPU} =8MHz, SPEED=0 f _{ADC} =2MHz	7.5			μs
				4 11		1/f _{ADC}

1000

100

10

0.1

0.01

0.1

f_{AIN}(KHz)

. R_{AIN} (Kohm)

Max.

Figure 94. Recommended CAIN & RAIN values.⁵⁾

- Cain 10 nF

-∎- Cain 22 nF

–▲– Cain 47 nF

10

1

Figure 93. R_{AIN} max. vs f_{ADC} with C_{AIN}=0pF⁴⁾





Figure 95. Typical A/D Converter Application



Notes:

1. Unless otherwise specified, typical data are based on $T_A=25^{\circ}C$ and $V_{DD}-V_{SS}=5V$. They are given only as design guide-lines and are not tested.

2. When V_{DDA} and V_{SSA} pins are not available on the pinout, the ADC refers to V_{DD} and V_{SS} .

3. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than $10k\Omega$). Data based on characterization results, not tested in production.

4. $C_{PARASITIC}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (3pF). A high $C_{PARASITIC}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced. 5. This graph shows that depending on the input signal variation (f_{AIN}), C_{AIN} can be increased for stabilization and to allow the use of a larger serial resistor (R_{AIN}).

141/156

DataSheet4U.com

12.12.0.1 Analog Power Supply and Reference Pins

Depending on the MCU pin count, the package may feature separate V_{AREF} and V_{SSA} analog power supply pins. These pins supply power to the A/D converter cell and function as the high and low reference voltages for the conversion. In smaller packages V_{AREF} and V_{SSA} pins are not available and the analog supply and reference pads are internally bonded to the V_{DD} and V_{SS} pins.

Separation of the digital and analog power pins allow board designers to improve A/D performance. Conversion accuracy can be impacted by voltage drops and noise in the event of heavily loaded or badly decoupled power supply lines (see Section 12.12.0.2 General PCB Design Guidelines).

12.12.0.2 General PCB Design Guidelines


To obtain best results, some general design and layout rules should be followed when designing the application PCB to shield the noise-sensitive, analog physical interface from noise-generating CMOS logic signals.

- Use separate digital and analog planes. The analog ground plane should be connected to the

Figure 96. Power Supply Filtering

digital ground plane via a single point on the PCB.

- Filter power to the analog power planes. It is recommended to connect capacitors, with good high frequency characteristics, between the power and ground lines, placing 0.1μ F and optionally, if needed 10pF capacitors as close as possible to the ST7 power supply pins and a 1 to 10μ F capacitor close to the power source (see Figure 96).
- The analog and digital power supplies should be connected in a star nework. Do not use a resistor, as V_{AREF} is used as a reference voltage by the A/D converter and any resistance would cause a voltage drop and a loss of accuracy.
- Properly place components and route the signal traces on the PCB to shield the analog inputs. Analog signals paths should run over the analog ground plane and be as short as possible. Isolate analog signals from digital signals that may switch while the analog inputs are being sampled by the A/D converter. Do not toggle digital outputs on the same I/O port as the A/D input being converted.



142/156

www.DataSheet4U.com

10-BIT ADC CHARACTERISTICS (Cont'd)

12.12.1 ADC Accuracy

Conditions: V_{DD}=5V

Symbol	Parameter	Conditions	Тур	Max	Unit
E _T	Total unadjusted error ¹⁾		4		
EO	Offset error ¹⁾		3	3.5 ²⁾	
E _G	Gain Error ¹⁾		-0.5	-2 ²⁾	LSB
E _D	Differential linearity error 1)	CPU in run mode @ f _{ADC} 2 MHz.	1.5	4.5 ²⁾	
E _L	Integral linearity error ¹⁾	CPU in run mode @ f _{ADC} 2 MHz.	1.5	4.5 ²⁾	


Notes:

1. Injecting negative current on any of the analog input pins significantly reduces the accuracy of any conversion being performed on any analog input.

Analog pins can be protected against negative injection by adding a Schottky diode (pin to ground). Injecting negative current on digital input pins degrades ADC accuracy especially if performed on a pin close to the analog input pins. Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in Section 12.8 does not affect the ADC accuracy.

2. Data based on characterization results, monitored in production.

Figure 97. ADC Accuracy Characteristics



www.DataSheet4U.com

57

13 PACKAGE CHARACTERISTICS

13.1 PACKAGE MECHANICAL DATA

Figure 98. 44-Pin Thin Quad Flat Package





Figure 99. 32-Pin Thin Quad Flat Package



144/156



www.DataSheet4U.com

PACKAGE MECHANICAL DATA (Cont'd)

Figure 100. 42-Pin Plastic Dual In-Line Package, Shrink 600-mil Width





Figure 101. 32-Pin Plastic Dual In-Line Package, Shrink 400-mil Width



<u>ل</u>حک

ataSheet4U.com

145/156

www.DataSheet4U.com

ST72324J/K

13.2 THERMAL CHARACTERISTICS

Symbol	Ratings	Value	Unit
	Package thermal resistance (junction to ambient)		
	TQFP44 10x10	52	
R _{thJA}	TQFP32 7x7	70	°C/W
	SDIP42 600mil	55	
	SDIP32 200mil	50	
PD	Power dissipation ¹⁾	500	mW
T _{Jmax}	Maximum junction temperature ²⁾	150	°C

Notes:

1. The power dissipation is obtained from the formula $P_D = P_{INT} + P_{PORT}$ where P_{INT} is the chip internal power ($I_{DD}xV_{DD}$) and P_{PORT} is the port power dissipation determined by the user. 2. The average chip-junction temperature can be obtained from the formula $T_J = T_A + P_D x$ RthJA.


146/156




13.3 SOLDERING AND GLUEABILITY INFORMATION

Recommended soldering information given only as design guidelines.









Recommended glue for SMD plastic packages dedicated to molding compound with silicone:

- Heraeus: PD945, PD955
- Loctite: 3615, 3298

www.DataSheet4U.com

DataSheet4U.com

<u>/</u>کا

14 ST72324J/K DEVICE CONFIGURATION AND ORDERING INFORMATION

Each device is available for production in user programmable versions (FLASH) as well as in factory coded versions (ROM). FLASH devices are shipped to customers with a default content (FFh), while ROM factory coded parts contain the code supplied by the customer. This implies that FLASH devices have to be configured by the customer using the Option Bytes while the ROM devices are factory-configured.

14.1 FLASH OPTION BYTES

		STATIC OPTION BYTE 0								STAT	IC OP	TION B	YTE 1			
	7							0	7							0
	WDG		S	V	D			R	G1	тс	OSC ⁻	TYPE	OS	SCRAN	GE	DFF
	НАLТ	SW	CSS	1	0			FMP	PKG	RS	1	0	2	1	0	ЫГГО
Default	1	1	1	0	0	1	1	1	1	1	1	0	1	1	1	1

The option bytes allows the hardware configuration of the microcontroller to be selected. They have no address in the memory map and can be accessed only in programming mode (for example using a standard ST7 programming tool). The default content of the FLASH is fixed to FFh. To program directly the FLASH devices using ICP, FLASH devices are shipped to customers with the internal RC clock source. In masked ROM devices, the option bytes are fixed in hardware by the ROM code (see option list).

OPTION BYTE 0

OPT7= **WDG HALT** *Watchdog and HALT mode* This option bit determines if a RESET is generated when entering HALT mode while the Watchdog is active.

0: No Reset generation when entering Halt mode

1: Reset generation when entering Halt mode

OPT6= **WDG SW** *Hardware or software watchdog* This option bit selects the watchdog type. 0: Hardware (watchdog always enabled)

1: Software (watchdog to be enabled by software)

OPT5 = **CSS** *Clock security system on/off* This option bit enables or disables the clock security system function (CSS) which include the clock filter and the backup safe oscillator. 0: CSS enabled

1: CSS disabled

OPT4:3= VD[1:0] Voltage detection

These option bits enable the voltage detection block (LVD, and AVD) with a selected threshold for the LVD and AVD (EVD+IVD).

Selected Low Voltage Detector	VD1	VD0
LVD and AVD Off	1	1
Lowest Voltage Threshold (V _{DD} ~3V)	1	0
Medium Voltage Threshold (V _{DD} ~3.5V)	0	1
Highest Voltage Threshold (V _{DD} ~4V)	0	0

OPT0= **FMP_R** *Flash memory read-out protection* This option indicates if the user flash memory is protected against read-out piracy. This protection is based on read and a write protection of the memory in test modes and ICP mode. Erasing the option bytes when the FMP_R option is selected induce the whole user memory erasing first. 0: read-out protection enabled

1: read-out protection disabled



www.DataSheet4U.com

148/156

ST72324J/K DEVICE CONFIGURATION AND ORDERING INFORMATION (Cont'd)

OPTION BYTE 1

OPT7= **PKG1** *Pin package selection bit* This option bit selects the package.

Version	Selected Package	PKG1
J	TQFP44 / SDIP42	1
К	TQFP32 / SDIP32	0

Note: On the chip, each I/O port has 8 pads. Pads that are not bonded to external pins are in input pull-up configuration after reset. The configuration of these pads must be kept at reset state to avoid added current consumption.

OPT6 = **RSTC** RESET clock cycle selection

This option bit selects the number of CPU cycles applied during the RESET phase and when exiting HALT mode. For resonator oscillators, it is advised to select 4096 due to the long crystal stabilization time.

0: Reset phase with 4096 CPU cycles

1: Reset phase with 256 CPU cycles

Note: when the CSS is enabled, the device starts to count immediately thanks to the backup oscillator.

OPT5:4 = OSCTYPE[1:0] Oscillator Type

These option bits select the ST7 main clock source type.

Clock Source	OSCTYPE			
Clock Source	1	0		
Resonator Oscillator	0	0		
External RC Oscillator	0	1		
Internal RC Oscillator	1	0		
External Source	1	1		

OPT3:1 = **OSCRANGE[2:0]** Oscillator range

When the resonator oscillator type is selected, these option bits select the resonator oscillator current source corresponding to the frequency range of the used resonator. Otherwise, these bits are used to select the normal operating frequency range.

Typ. Freq. Range		C	SCRANG	E
		2	1	0
LP	1~2MHz	0	0	0
MP	2~4MHz	0	0	1
MS	4~8MHz	0	1	0
HS	8~16MHz	0	1	1

OPT0 = PLL OFF PLL activation

This option bit activates the PLL which allows multiplication by two of the main input clock frequency. The PLL must not be used with the internal RC oscillator. The PLL is guaranteed only with an input frequency between 2 and 4MHz.

0: PLL x2 enabled

1: PLL x2 disabled

CAUTION: the PLL can be enabled only if the "OSC RANGE" (OPT3:1) bits are configured to "MP - 2~4MHz". Otherwise, the device functionality is not guaranteed.

www.DataSheet4U.com

57/

ST72324J/K DEVICE CONFIGURATION AND ORDERING INFORMATION (Cont'd)

14.2 DEVICE ORDERING INFORMATION AND TRANSFER OF CUSTOMER CODE

Customer code is made up of the ROM contents and the list of the selected options (if any). The ROM contents are to be sent on diskette, or by electronic means, with the S19 hexadecimal file generated by the development tool. All unused bytes must be set to FFh. The selected options are communicated to STMicroelectronics using the correctly completed OPTION LIST appended.

The STMicroelectronics Sales Organization will be pleased to provide detailed information on contractual points.

Figure 104. ROM Factory Coded Device Types




Table 25. Orderable Flash Device Types

Part Number	Program Memory (Bytes)	Temp. Range	Package
ST72F324J6T6	32KB FLASH		
ST72F324J4T6	16KB FLASH		TQFP44
ST72F324J2T6	8KB FLASH	40%0 .05%0	
ST72F324J6B6	32KB FLASH	-40°C +85°C	
ST72F324J4B6	16KB FLASH		SDIP42
ST72F324J2B6	8KB FLASH		
ST72F324J6TC	32KB FLASH	-40°C +125°C	TQFP44
ST72F324K6T6	32KB FLASH		
ST72F324K4T6	16KB FLASH		TQFP32
ST72F324K2T6	8KB FLASH	-40°C +85°C	
ST72F324K6B6	32KB FLASH	-40°C +85°C	
ST72F324K4B6	16KB FLASH		SDIP32
ST72F324K2B6	8KB FLASH		
ST72F324K6TC	32KB FLASH	-40°C +125°C	TQFP32



www.DataSheet4U.com

DataSheet4U.com

		FIGURATION AND ORD ST72324 MICROCONT			,		
Custo Addro	omer:						
Conta							
Refe *The	rence/ROM Code*:. ROM code name is a	ssigned by STMicroelectror	ics.				
		i .S19 formatHex extensio /Package (check only one o		processed.			
RON	1 DEVICE:	32K	•	16K		BK	
	TQFP32: DIP32: TQFP44 : DIP42:	[] ST72324K6T [] ST72324K6B [] ST72324J6T [] ST72324J6B	[]ST []ST	T72324K4B		24K2B 24J2T	
	FORM:	 32K		 16K		K	
	 32-pin: 44-pin:	[]	 [] []		[] []		
Conc	litioning (check only c						
	Package	ed Product	Die Pro	duct (dice tested at 25	°C only)		
[]	Tape & Reel []	Tray	[] Tape [] Inked [] Sawn				
[]	 D. Range (do not cheor 0°C to +70°C -10°C to +85°C -40°C to +85°C 	[]-40°C	to +105°C to +125°C				
	Special Marking: [] No [] Yes "" (10 char. max) Authorized characters are letters, digits, '.', '.' and spaces only.						
Clock	Source Selection: [] Resonato	[] MP: Medium powe [] MS: Medium spee [] HS: High speed re [] Internal [] External	er resonator d resonator	(2 to 4 MHz) (4 to 8 MHz)			
PLL ¹	[] External C	[] Disabled		[] Enabled			
Clock	Security System:	[] Disabled		[] Enabled			
LVD	Reset	[] Disabled []	Enabled:	[] Highest threshold			
Watc	t Delay hdog Selection: when Watchdog on:	[] 256 Cycles [] 4 [] Software Activatio [] Reset	1096 Cycles n	[] Hardware Activati [] No reset	on		
Read	lout Protection:	[] Disabled		[] Enabled			
Date Signa							
¹ PLL	must not be enabled	if internal RC Network is s	elected				
7/						151/150	
]						151/156	
						www.Dat	
		www.DataSl	neet4U.c	om			
						WWW Dotos	
com					v	vww.DataS	

151/156

DEVICE CONFIGURATION AND ORDERING INFORMATION (Cont'd)

14.3 DEVELOPMENT TOOLS

STMicroelectronics offers a range of hardware and software development tools for the ST7 microcontroller family. Full details of tools available for the ST7 from third party manufacturers can be obtain from the STMicroelectronics Internet site: → http://mcu.st.com.

Tools from these manufacturers include C compliers, emulators and gang programmers.

ST Emulators

The emulator is delivered with everything (probes, TEB, adapters etc.) needed to start emulating the devices. To configure the emulator to emulate different ST7 subfamily devices, the active probe for the ST7 EMU3 can be changed and the ST7EMU3 probe is designed for easy interchange of TEBs (Target Emulation Board). See Table 26 for more details.

14.3.1 Socket and Emulator Adapter Information

For information on the type of socket that is supplied with the emulator, refer to the suggested list of sockets in Table 27.

Note: Before designing the board layout, it is recommended to check the overall dimensions of the socket as they may be greater than the dimensions of the device.

For footprint and other mechanical information about these sockets and adapters, refer to the manufacturer's datasheet (www.yamaichi.de for TQFP44 10 x 10 and www.ironwoodelectronics.com for TQFP32 7 x 7).

Table 26. STMicroelectronics Development Tools

Supported Products	ST7 Evaluation Board	ST7 HDS2 Emulator	Active Probe & T.E.B.	ST7 Programming Board
ST72324J, ST72F324J ST72324K, ST72F324K				ST7MDT20J-EPB/EU
	N/A	ST7MDT20J- EMU3	ST7MDT20J-TEB	ST7MDT20J-EPB/US
		LINOS		ST7MDT20J-EPB/UK

Note:

1. Flash Programming interface for FLASH devices.

Table 27. Suggested List of Socket Types

Device	Socket (supplied with ST7MDT20J-EMU3)	Emulator Adapter (supplied with ST7MDT20J-EMU3)
TQFP32 7 X 7	IRONWOOD SF-QFE32SA-L-01	IRONWOOD SK-UGA06/32A-01
TQFP44 10 X10	YAMAICHI IC149-044-*52-*5	YAMAICHI ICP-044-5



www.DataSheet4U.com

14.4 ST7 APPLICATION NOTES

IDENTIFICATION	DESCRIPTION
EXAMPLE DRIVER	IS
AN 969	SCI COMMUNICATION BETWEEN ST7 AND PC
AN 970	SPI COMMUNICATION BETWEEN ST7 AND EEPROM
AN 971	I ² C COMMUNICATING BETWEEN ST7 AND M24CXX EEPROM
AN 972	ST7 SOFTWARE SPI MASTER COMMUNICATION
AN 973	SCI SOFTWARE COMMUNICATION WITH A PC USING ST72251 16-BIT TIMER
AN 974	REAL TIME CLOCK WITH ST7 TIMER OUTPUT COMPARE
AN 976	DRIVING A BUZZER THROUGH ST7 TIMER PWM FUNCTION
AN 979	DRIVING AN ANALOG KEYBOARD WITH THE ST7 ADC
AN 980	ST7 KEYPAD DECODING TECHNIQUES, IMPLEMENTING WAKE-UP ON KEYSTROKE
AN1017	USING THE ST7 UNIVERSAL SERIAL BUS MICROCONTROLLER
AN1041	USING ST7 PWM SIGNAL TO GENERATE ANALOG OUTPUT (SINUSO(D)
AN1042	ST7 ROUTINE FOR IÝC SLAVE MODE MANAGEMENT
AN1044	MULTIPLE INTERRUPT SOURCES MANAGEMENT FOR ST7 MCUS
AN1045	ST7 S/W IMPLEMENTATION OF IÝC BUS MASTER
AN1046	UART EMULATION SOFTWARE
AN1047	MANAGING RECEPTION ERRORS WITH THE ST7 SCI PERIPHERALS
AN1048	ST7 SOFTWARE LCD DRIVER
AN1078	PWM DUTY CYCLE SWITCH IMPLEMENTING TRUE 0% & 100% DUTY CYCLE
AN1082	DESCRIPTION OF THE ST72141 MOTOR CONTROL PERIPHERALS REGISTERS
AN1083	ST72141 BLDC MOTOR CONTROL SOFTWARE AND FLOWCHART EXAMPLE
AN1105	ST7 PCAN PERIPHERAL DRIVER
AN1129	PERMANENT MAGNET DC MOTOR DRIVE.
	AN INTRODUCTION TO SENSORLESS BRUSHLESS DC MOTOR DRIVE APPLICATION
AN1130	WITH THE ST72141
AN1148	USING THE ST7263 FOR DESIGNING A USB MOUSE
AN1149	HANDLING SUSPEND MODE ON A USB MOUSE
AN1180	USING THE ST7263 KIT TO IMPLEMENT A USB GAME PAD
AN1276	BLDC MOTOR START ROUTINE FOR THE ST72141 MICROCONTROLLER
AN1321	USING THE ST72141 MOTOR CONTROL MCU IN SENSOR MODE
AN1325	USING THE ST7 USB LOW-SPEED FIRMWARE V4.X
AN1445	USING THE ST7 SPI TO EMULATE A 16-BIT SLAVE
AN1475	DEVELOPING AN ST7265X MASS STORAGE APPLICATION
AN1504	STARTING A PWM SIGNAL DIRECTLY AT HIGH LEVEL USING THE ST7 16-BIT TIMER
PRODUCT EVALU	
AN 910	
AN 990	ST7 BENEFITS VERSUS INDUSTRY STANDARD
AN1077	OVERVIEW OF ENHANCED CAN CONTROLLERS FOR ST7 AND ST9 MCUS
AN1086	U435 CAN-DO SOLUTIONS FOR CAR MULTIPLEXING
AN1000 AN1150	BENCHMARK ST72 VS PC16
	PERFORMANCE COMPARISON BETWEEN ST72254 & PC16F876
AN1151	
AN1151	
AN1278	LIN (LOCAL INTERCONNECT NETWORK) SOLUTIONS
AN1278 PRODUCT MIGRA	TION
AN1278 PRODUCT MIGRA AN1131	TION MIGRATING APPLICATIONS FROM ST72511/311/214/124 TO ST72521/321/324
AN1278 PRODUCT MIGRA	TION

> 7	

ST72324J/K

IDENTIFICATION	DESCRIPTION	
AN 982	USING ST7 WITH CERAMIC RENATOR	
AN1014	HOW TO MINIMIZE THE ST7 POWER CONSUMPTION	
AN1015	SOFTWARE TECHNIQUES FOR IMPROVING MICROCONTROLLER EMC PERFORMANCE	
AN1040	MONITORING THE VBUS SIGNAL FOR USB SELF-POWERED DEVICES	
AN1070	ST7 CHECKSUM SELF-CHECKING CAPABILITY	
AN1324	CALIBRATING THE RC OSCILLATOR OF THE ST7FLITE0 MCU USING THE MAINS	
AN1477	EMULATED DATA EEPROM WITH XFLASH MEMORY	
AN1502	EMULATED DATA EEPROM WITH ST7 HDFLASH MEMORY	
AN1530	ACCURATE TIMEBASE FOR LOW-COST ST7 APPLICATIONS WITH INTERNAL RC OSCIL- LATOR	
PROGRAMMING AND TOOLS		
AN 978	KEY FEATURES OF THE STVD7 ST7 VISUAL DEBUG PACKAGE	
AN 983	KEY FEATURES OF THE COSMIC ST7 C-COMPILER PACKAGE	
AN 985	EXECUTING CODE IN ST7 RAM	
AN 986	USING THE INDIRECT ADDRESSING MODE WITH ST7	
AN 987	ST7 SERIAL TEST CONTROLLER PROGRAMMING	
AN 988	STARTING WITH ST7 ASSEMBLY TOOL CHAIN	
AN 989	GETTING STARTED WITH THE ST7 HIWARE C TOOLCHAIN	
AN1039	ST7 MATH UTILITY ROUTINES	
AN1064	WRITING OPTIMIZED HIWARE C LANGUAGE FOR ST7	
AN1071	HALF DUPLEX USB-TO-SERIAL BRIDGE USING THE ST72611 USB MICROCONTROLLER	
AN1106	TRANSLATING ASSEMBLY CODE FROM HC05 TO ST7	
AN1179	PROGRAMMING ST7 FLASH MICROCONTROLLERS IN REMOTE ISP MODE (IN-SITU PRO GRAMMING)	
AN1446	USING THE ST72521 EMULATOR TO DEBUG A ST72324 TARGET APPLICATION	
AN1478	PORTING AN ST7 PANTA PROJECT TO CODEWARRIOR IDE	
AN1527	DEVELOPING A USB SMARTCARD READER WITH ST7SCR	
AN1575	ON-BOARD PROGRAMMING METHODS FOR XFLASH AND HDFLASH ST7 MCUS	

14.5 TO GET MORE INFORMATION

To get the latest information on this product please use the ST web server: http://mcu.st.com/

154/156



www.DataSheet4U.com

15 SUMMARY OF CHANGES

Revision	Main Changes	Date
1.6	Changed ITSPR register names to ISPR in Table 2 on page 13	
	Removed description of TLI from Interrupt chapter	
	Modified CSS functional description (Glitch filtering with PLL on) in Section 6.4.3 on page 28	
	Removed AVD interrupt Exit from Halt capability in Section 6.4.4.1 on page 28	
	V _{PP} absolute max changed from 14 to 13V in Section 12.2 on page 113.	
	Modified I _{DD} max values in Section 12.4 on page 118	
	Updated LVD min rise time rate. Added note and figure on LVD startup behaviour in Section 12.3 on page 114	Oct 02
	Updated ADC accuracy data and modified note on negative current injection in Section 10.6 on page 102	
	Updated PLL characteristics Section 12.5.6 on page 127	
	External Reset stretch min value changed to 0. in Section 12.9 on page 137	
	Changed presentation of Option bytes: Byte 0 is displayed left of Byte 1. Option byte default value changed (AVD/LVD on) in section Section 14.1 on page 148	



155/156

www.DataSheet4U.com

www.DataSheet4U.com

ST72324J/K

Notes:

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without the express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics

©2002 STMicroelectronics - All Rights Reserved.

Purchase of I²C Components by STMicroelectronics conveys a license under the Philips I²C Patent. Rights to use these components in an I²C system is granted provided that the system conforms to the I²C Standard Specification as defined by Philips.

STMicroelectronics Group of Companies

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

156/156



www.DataSheet4U.com