

18-Bit Universal Bus Transceiver With 3-State Outputs

Product Features

- PI74ALVCH1622601S is designed for low voltage operation
- $V_{CC} = 2.3V$ to $3.6V$
- Hysteresis on all inputs
- Typical VOLP (Output Ground Bounce)
< $0.8V$ at $V_{CC} = 3.3V$, $T_A = 25^\circ C$
- Typical VOHV (Output VOH Undershoot)
< $2.0V$ at $V_{CC} = 3.3V$, $T_A = 25^\circ C$
- Inputs/Outputs have equivalent 26Ω series resistors, no external resistors are required.
- Bus Hold retains last active bus state during 3-state eliminates the need for external pullup resistors
- Industrial operation at $-40^\circ C$ to $+85^\circ C$
- Packages available:
 - 56-pin 240 mil wide plastic TSSOP (A56)
 - 56-pin 300 mil wide plastic SSOP (V56)

Product Description

Pericom Semiconductor's PI74ALVCH series of logic circuits are produced in the Company's advanced 0.5 micron CMOS technology, achieving industry leading speed.

The PI74ALVCH1622601S uses D-type latches and D-type flip-flops with 3-state outputs to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by Output Enable (\overline{OEAB} and \overline{OEBA}), Latched Enable (LEAB and LEBA), and Clock (CLKAB and CLKBA) inputs. The clock can be controlled by the Clock Enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is HIGH, the outputs are in the high-impedance state.


Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, CLKBA, and CLKENBA.

To reduce overshoot and undershoot, the inputs/outputs include 26Ω series resistors.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{cc} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The PI74ALVCH1622601S has "Bus Hold" which retains the data input's last state whenever the data input goes to high-impedance preventing "floating" inputs and eliminating the need for pullup/down resistors.

Logic Block Diagram




Product Pin Description

Pin Name	Description
$\overline{\text{CLKEN}}$	Clock Enable Input (Active LOW)
$\overline{\text{OE}}$	Output Enable Input (Active LOW)
LE	Latch Enable (Active HIGH)
CLK	Clock Input (Active HIGH)
Ax	Data I/O
Bx	Data I/O
GND	Ground
Vcc	Power

Truth Table^{(1)†}

Inputs					Output
$\overline{\text{CLKENAB}}$	$\overline{\text{OEAB}}$	LEAB	CLKAB	A	B
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	S	H	H
H	L	L	X	X	B ₀ ‡
H	L	L	X	X	B ₀ ‡
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	L	L	X	B ₀ ‡
L	L	L	H	X	B ₀ §

Product Pin Configuration



Notes:

- H = High Signal Level
L = Low Signal Level
Z = High Impedance
↑ = LOW-to-HIGH Transition
† A-to-B data flow is shown:
B-to-A flow is similar but uses $\overline{\text{OEBA}}$, LEBA, CLKBA, and $\overline{\text{CLKENBA}}$.
- ‡ Output level before the indicated steady-state input conditions were established.
- § Output level before the indicated steady-state input conditions were established, provided that CLKAB is LOW before LEAB goes LOW.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-40°C to +85°C
Input Voltage Range, V_{IN}	-0.5V to $V_{CC} + 0.5V$
Output Voltage Range, V_{OUT}	-0.5V to $V_{CC} + 0.5V$
DC Input Voltage	-0.5V to +5.0V
DC Output Current	100mA
Power Dissipation	1.0W

Note:
Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions⁽¹⁾

Parameters	Description	Test Conditions	Min.	Typ.	Max.	Units
V_{CC}	Supply Voltage		2.3		3.6	V
V_{IH}	Input HIGH Voltage	$V_{CC} = 2.3V$ to $2.7V$	1.7			
		$V_{CC} = 2.7V$ to $3.6V$	2.0			
V_{IL}	Input LOW Voltage	$V_{CC} = 2.3V$ to $2.7V$			0.7	
		$V_{CC} = 2.7V$ to $3.6V$			0.8	
V_{IN}	Input Voltage		0		V_{CC}	
V_{OUT}	Output Voltage		0		V_{CC}	
I_{OH}	High-level Output Current	$V_{CC} = 2.3V$			-6	mA
		$V_{CC} = 2.7V$			-8	
		$V_{CC} = 3.0V$			-12	
I_{OL}	Low-level Output Current	$V_{CC} = 2.3V$			6	
		$V_{CC} = 2.7V$			8	
		$V_{CC} = 3.0V$			12	
T_A	Operating Free-Air Temperature		-40		85	°C

Note:

1. Unused control inputs must be held HIGH or LOW to prevent them from floating.

DC Electrical Characteristics (Over the Operating Range, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 3.3\text{V} \pm 10\%$)

Parameters	Test Conditions		$V_{CC}^{(1)}$	Min.	Typ. ⁽²⁾	Max.	Units
V_{OH}	$I_{OH} = -100 \mu\text{A}$		Min. to Max.	$V_{CC} - 0.2$			V
	$I_{OH} = -4 \text{ mA}$	$V_{IH} = 1.7\text{V}$	2.3V	1.9			
	$I_{OH} = -6 \text{ mA}$	$V_{IH} = 1.7\text{V}$	2.3V	1.7			
		$V_{IH} = 2.0\text{V}$	3.0V	2.4			
	$I_{OH} = -8 \text{ mA}$	$V_{IH} = 2.0\text{V}$	2.7V	2.0			
$I_{OH} = -12 \text{ mA}$	$V_{IH} = 2.0\text{V}$	3.0V	2.0				
V_{OL}	$I_{OL} = 100 \mu\text{A}$		Min. to Max.	$V_{CC} - 0.2$		0.2	V
	$I_{OL} = 4 \text{ mA}$	$V_{IL} = 0.7\text{V}$	2.3V			0.4	
	$I_{OL} = 6 \text{ mA}$	$V_{IL} = 0.7\text{V}$	2.3V			0.55	
		$V_{IL} = 0.8\text{V}$	3.0V			0.55	
	$I_{OL} = 8 \text{ mA}$	$V_{IL} = 0.8\text{V}$	2.7V			0.6	
$I_{OL} = 12 \text{ mA}$	$V_{IL} = 0.8\text{V}$	3.0V			0.8		
I_I	$V_I = V_{CC}$ or GND		3.6V			± 5	μA
I_I (Hold) ⁽³⁾	$V_I = 0.7\text{V}$		2.3V	45			
	$V_I = 1.7\text{V}$			-45			
	$V_I = 0.8\text{V}$		3.0V	75			
	$V_I = 2.0\text{V}$			-75			
$V_I = 0$ to 3.6V		3.6V			± 500		
$I_{OZ}^{(4)}$	$V_O = V_{CC}$ or GND		3.6V			± 10	
I_{CC}	$V_I = V_{CC}$ or GND	$I_O = 0$	3.6V			40	
ΔI_{CC}	One input at $V_{CC} - 0.6\text{V}$, other inputs at V_{CC} or GND		3V to 3.6V			750	
C_I Control Inputs	$V_I = V_{CC}$ or GND		3.3V		4		pF
C_{IO} A or B ports	$V_O = V_{CC}$ or GND		3.3V		8		

Notes:

- For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 3.3\text{V}$, $+25^\circ\text{C}$ ambient and maximum loading.
- Bus Hold maximum dynamic current required to switch the input from one state to another.
- For I/O ports, the I_{OZ} includes the input leakage current.

Operating Characteristics, $T_A = 25^\circ\text{C}$

Parameter		Test Conditions	$V_{CC} = 2.5\text{V} \pm 0.2\text{V}$	$V_{CC} = 3.3\text{V} \pm 0.3\text{V}$	Units
			Typical	Typical	
C_{PD} Power Dissipation Capacitance	Outputs Enabled	$C_L = 50\text{pF}$, $F = 10 \text{ MHz}$	41	50	pF
	Outputs Disabled		6	6	

Timing Requirements over Operating Range

Parameters	Description	V _{CC} = 2.5V ± 0.2V		V _{CC} = 2.7V		V _{CC} = 3.3V ± 0.3V		Units	
		Min.	Max.	Min.	Max.	Min.	Max.		
f _{CLOCK}	Clock frequency	0	140	0	150	0	150	MHz	
t _w Pulse Duration	\overline{LE} high	3.3		3.3		3.3		ns	
	CLK high or low	3.3		3.3		3.3			
t _{SU} Setup time	Data before CLK high	2.3		2.4		2.1			
	Data before \overline{LE} low, CLK high	2.0		1.6		1.6			
	Data before \overline{LE} low, CLK low	1.3		1.2		1.1			
	CLKEN before CLK high	2.0		2.0		1.7			
t _H Hold time	Data after CLK high	0.7		0.7		0.8			
	Data after \overline{LE} low, CLK high	1.3		1.6		1.4			
	Data after \overline{LE} low, CLK low	1.7		2.0		1.7			
	CLKEN after CLK high	0.3		0.5		0.6			
Δt/Δv ⁽¹⁾	Input Transition Rise or Fall	0	10	0	10	0	10		ns/V

Note:

1. Unused control inputs must be held HIGH or LOW to prevent them from floating.

Switching Characteristics over Operating Range⁽¹⁾

Parameters	From (INPUT)	To (OUTPUT)	V _{CC} = 2.5V ± 0.2V		V _{CC} = 2.7V		V _{CC} = 3.3V ± 0.3V		Units
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
f _{MAX}			140		150		150		MHz
t _{PD}	A	B	1.8	5.4		5.2	1.6	4.5	ns
t _{PD}	B	A	1.8	5.4		5.2	1.6	4.5	
t _{PD}	LEAB	B	1.5	6.1		5.9	1.5	5.1	
t _{PD}	LEBA	A	1.5	6.1		5.9	1.5	5.1	
t _{PD}	CLKAB	B	2	6.7		6.3	1.6	5.5	
t _{PD}	\overline{CLKBA}	A	1.2	6.7		6.3	1.6	5.5	
t _{EN}	\overline{OEAB}	B	1.7	6.6		6.7	1.6	5.7	
t _{DIS}	\overline{OEAB}	B	2.5	5.9		5.3	1.8	4.8	
t _{EN}	\overline{OEBA}	A	1.7	6.6		6.7	1.6	5.7	
t _{DIS}	OEBA	A	2.5	5.9		5.3	1.8	4.8	

Notes:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.