# MEMORY Mobile FCRAM<sup>TM</sup> cmos

# 16 Mbit (1 M word × 16 bit) Mobile Phone Application Specific Memory

# MB82DS01181E-70L-A

#### **■ DESCRIPTION**

MB82DS01181E is a Fast Cycle Random Access Memory (FCRAM) with asynchronous Static Random Access Memory (SRAM) interface containing 16,777,216 storages accessible in a 16-bit format. MB82DS01181E is suited for mobile applications such as Cellular Handset and PDA.

Note: FCRAM is a trademark of Fujitsu Limited, Japan.

#### **■ FEATURES**

· Asynchronous SRAM Interface

• 1 M word × 16-bit Organization

• Low-voltage Operating Conditions :  $V_{DD} = +1.7 \text{ V to } +1.95 \text{ V}$ • Wide Operating Temperature :  $T_{A} = -30 \text{ °C to } +85 \text{ °C}$ • Read/Write Cycle Time :  $t_{RC} = t_{WC} = 80 \text{ ns Min}$ • Fast Random Access Time :  $t_{AA} = t_{CE} = 70 \text{ ns Max}$ • Active current :  $t_{DDA1} = 20 \text{ mA Max}$ • Standby current :  $t_{DDS1} = 100 \text{ } \mu\text{A Max}$ • Power down current :  $t_{DDPS} = 10 \text{ } \mu\text{A Max}$ 

Byte Control


• Shipping Form : Wafer / Chip



## **■ PIN DESCRIPTION**

Pin Name	Description
A <sub>19</sub> to A <sub>0</sub>	Address Input
CE1	Chip Enable 1 (Low Active)
CE2	Chip Enable 2 (High Active)
WE	Write Enable (Low Active)
ŌĒ	Output Enable (Low Active)
LB	Lower Byte Control (Low Active)
ŪB	Upper Byte Control (Low Active)
DQ8 to DQ1	Lower Byte Data Input/Output
DQ <sub>16</sub> to DQ <sub>9</sub>	Upper Byte Data Input/Output
V <sub>DD</sub>	Power Supply
Vss	Ground

### **■ BLOCK DIAGRAM**



#### **■ FUNCTION TRUTH TABLE**

Mode	CE2	CE1	WE	ŌĒ	LB	UB	A <sub>19</sub> to A <sub>0</sub>	DQ8 to DQ1	DQ <sub>16</sub> to DQ <sub>9</sub>	IDD	Data Retention
Standby (Deselect)		Н	Х	Х	Х	Х	Х	High-Z	High-Z	IDDS	
Output Disable*1			Н	Н	Х	Х	*3	High-Z	High-Z		
No Read					Н	Н	Valid	High-Z	High-Z		
Read (Upper Byte)					Н	L	Valid	High-Z	Output Valid		
Read (Lower Byte)			Н	L	L	Н	Valid	Output Valid	High-Z		
Read (Word)	Н	L			L	L	Valid	Output Valid	Output Valid	I <sub>DDA</sub>	Yes
No Write					Н	Н	Valid	Invalid	Invalid		
Write (Upper Byte)					Н	L	Valid	Invalid	Input Valid		
Write (Lower Byte)			L	Н	L	Н	Valid	Input Valid	Invalid		
Write (Word)					L	L	Valid	Input Valid	Input Valid		
Power Down *2	L	Х	Х	Х	Х	Х	Х	High-Z	High-Z	IDDP	No

Note :  $L = V_{IL}$ ,  $H = V_{IH}$ , X can be either  $V_{IL}$  or  $V_{IH}$ , High-Z = High impedance

<sup>\*1 :</sup> Should not be kept this logic condition longer than 1  $\mu s$ .

<sup>\*2 :</sup> Power down mode can be entered from standby state and all DQ pins are in High-Z state.

<sup>\*3 :</sup> Can be either V<sub>IL</sub> or V<sub>IH</sub> but must be valid before read or write.

#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
Farameter	Symbol	Min	Max	Offic
Supply Voltage*	V <sub>DD</sub>	-0.5	+3.6	V
Input Voltage*	Vin	-0.5	+3.6	V
Output voltage*	Vоит	-0.5	+3.6	V
Short Circuit Output Current	Іоит	-50	+50	mA
Storage Temperature	Тѕтс	<b>-</b> 55	+125	°C

<sup>\*:</sup> All voltages are referenced to Vss = 0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Va	Unit	
Farameter	Symbol	Min	Max	Offic
Supply Voltage *1	V <sub>DD</sub>	1.7	1.95	V
Supply Voltage *1	Vss	0	0	V
High Level Input Voltage *1, *2	Vıн	$V_{DD} \times 0.8$	V <sub>DD</sub> + 0.2	V
Low Level Input Voltage *1, *3	VıL	-0.3	$V_{DD} \times 0.2$	V
Ambient Temperature	TA	-30	+ 85	°C

<sup>\*1 :</sup> All voltages are referenced to Vss = 0 V.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

<sup>\*2 :</sup> Overshoot spec. (Vih (Max) = VDD + 1.0 V, pulse width  $\leq 5.0 ns$ )

<sup>\*3 :</sup> Undershoot spec. ( $V_{IL (Min)} = -1.0 \text{ V}$ , pulse width  $\leq 5.0 \text{ ns}$ )

#### **■ PIN CAPACITANCE**

 $(f = 1.0 \text{ MHz}, T_A = +25 \text{ }^{\circ}\text{C})$ 

Parameter	Pin name	Symbol	Symbol Conditions		Value			
raiailletei	Fill Hallie	Symbol	Conditions	Min	Тур	Max	Unit	
	A <sub>19</sub> to A <sub>0</sub>	C <sub>IN1</sub>	$V_{IN} = 0 V$	_	_	5	pF	
Input Capacitance	CE1, CE2, WE, OE, LB, UB	C <sub>IN2</sub>	Vin = 0 V	_	_	5	pF	
Input/Output Capacitance	DQ <sub>16</sub> to DQ <sub>1</sub>	Сю	Vio = 0 V			8	pF	

#### **■ ELECTRICAL CHARACTERISTICS**

### 1. DC Characteristics

(At recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Conditions		Val	lue	Unit
Parameter	Syllibol	Conditions		Min	Max	Ullit
Input Leakage Current	lu	$V_{SS} \leq V_{IN} \leq V_{DD}$		-1.0	+1.0	μΑ
Output Leakage Current	lьо	Vss ≤ Vouт ≤ Vpp, Output Hi	gh impedance	-1.0	+1.0	μΑ
Output High Voltage Level	Vон	$V_{DD} = V_{DD}$ Min, $I_{OH} = -0.5$ m	A	1.4	_	V
Output Low Voltage Level	Vol	IoL = 1 mA	IoL = 1 mA		0.4	V
V <sub>DD</sub> Power Down Current	IDDPS	$V_{DD} = V_{DD}$ Max, $V_{IN} = V_{IH}$ or $V_{IL}$ , $CE2 \le 0.2$ V			10	μΑ
V Standby Current	IDDS	$V_{DD} = V_{DD} \text{ Max}, V_{IN} = V_{IH} \text{ or } \overline{CE}1 = CE2 = V_{IH}$	VIL,		1	mA
V <sub>DD</sub> Standby Current	IDDS1	$\begin{split} & V_{DD} = V_{DD} \text{ Max,} \\ & \underline{V_{IN}} \leq 0.2 \text{ V or } V_{IN} \geq V_{DD} - 0.2 \text{ V,} \\ & \overline{CE}1 = CE2 \geq V_{DD} - 0.2 \text{ V} \end{split}$		_	100	μА
V <sub>DD</sub> Active Current	IDDA1	V <sub>DD</sub> = V <sub>DD</sub> Max, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> ,	t <sub>RC</sub> / twc = Min	_	20	m Λ
Active Current	I <sub>DDA2</sub>	$\overline{CE}1 = V_{IL}$ and $CE2 = V_{IH}$ , $I_{OUT} = 0$ mA	$t_{RC} / t_{WC} = 1 \mu s$		3.0	mA

Notes: • All voltages are referenced to Vss = 0 V.

- DC Characteristics are measured after following POWER-UP timing.
- lout depends on the output load conditions.

#### 2. AC Characteristics

#### (1) Read Operation

(At recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Va	alue	Unit	Notes
Faranietei	Symbol	Min	Max	Offic	Notes
Read Cycle Time	trc	80	1000	ns	*1, *2
CE1 Access Time	tce	_	70	ns	*3
OE Access Time	toe	_	45	ns	*3
Address Access Time	<b>t</b> AA	_	70	ns	*3, *5
LB, UB Access Time	<b>t</b> BA	_	30	ns	*3
Output Data Hold Time	tон	5	_	ns	*3
CE1 Low to Output Low-Z	tclz	5	_	ns	*4
OE Low to Output Low-Z	tolz	0	_	ns	*4
LB, UB Low to Output Low-Z	<b>t</b> BLZ	0	_	ns	*4
CE1 High to Output High-Z	tснz	_	20	ns	*3
OE High to Output High-Z	tонz	_	20	ns	*3
LB, UB High to Output High-Z	tвнz	_	20	ns	*3
Address Setup Time to CE1 Low	tasc	-5	_	ns	
Address Setup Time to OE Low	taso	10	_	ns	
Address Invalid Time	tax	_	10	ns	*5
Address Hold Time from CE1 High	<b>t</b> chah	-5	_	ns	*6
Address Hold Time from OE High	tонан	-5	_	ns	
WE High to OE Low Time for Read	twhol	15	1000	ns	*7
CE1 High Pulse Width	<b>t</b> cp	15	_	ns	

<sup>\*1 :</sup> Maximum value is applicable if  $\overline{CE}1$  is kept at Low without any address change.

Note: AC characteristics are measured after following power-up timing.

<sup>\*2 :</sup> Address should not be changed within minimum trc.

<sup>\*3 :</sup> The output load 50 pF with 50  $\Omega$  termination to  $V_{\text{DD}} \times 0.5 \text{ V}.$ 

<sup>\*4 :</sup> The output load 5 pF without any other load.

<sup>\*5 :</sup> Applicable when  $\overline{CE}1$  is kept at Low.

<sup>\*6 :</sup> trc (Min) must be satisfied.

<sup>\*7:</sup> If the actual value of twhoL is shorter than specified minimum value, the actual tAA of following Read may become longer by the amount of subtracting actual value from specified minimum value.

#### (2) Write Operation

(At recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Va	lue	Unit	Notes	
Farameter	Symbol	Min	Max	Unit	Notes	
Write Cycle Time	twc	80	1000	ns	*1, *2	
Address Setup Time	tas	0	_	ns	*2	
CE1 Write Pulse Width	tcw	45	_	ns	*3	
WE Write Pulse Width	twp	45	_	ns	*3	
LB, UB Write Pulse Width	t <sub>BW</sub>	45	_	ns	*3	
LB, UB Byte Mask Setup Time	<b>t</b> BS	-5	_	ns	*4	
LB, UB Byte Mask Hold Time	<b>t</b> вн	-5	_	ns	*5	
Write Recovery Time	twr	0	_	ns	*6	
CE1 High Pulse Width	<b>t</b> CP	15	_	ns		
WE High Pulse Width	twhp	15	1000	ns		
LB, UB High Pulse Width	tвнр	15	1000	ns		
Data Setup Time	<b>t</b> DS	20	_	ns		
Data Hold Time	<b>t</b> DH	0	_	ns		
OE High to CE1 Low Setup Time for Write	toncl	-5	_	ns	*7	
OE High to Address Setup Time for Write	toes	0	_	ns	*8	
LB and UB Write Pulse Overlap	<b>t</b> bwo	20		ns		

- \*1 : Maximum value is applicable if  $\overline{CE}1$  is kept at Low without any address change.
- \*2 : Minimum value must be equal or greater than the sum of write pulse width (tcw, twp or tbw) and write recovery time (twr).
- \*3 : Write pulse width is defined from High to Low transition of  $\overline{CE}1$ ,  $\overline{WE}$ ,  $\overline{LB}$  or  $\overline{UB}$ , whichever occurs last.
- \*4 : Applicable for byte mask only. Byte mask setup time is defined to the High to Low transition of  $\overline{\text{CE}}1$  or  $\overline{\text{WE}}$  whichever occurs last.
- \*5 : Applicable for byte mask only. Byte mask hold time is defined from the Low to High transition of  $\overline{\text{CE}}1$  or  $\overline{\text{WE}}$  whichever occurs first.
- \*6 : Write recovery time is defined from Low to High transition of  $\overline{CE}1$ ,  $\overline{WE}$ ,  $\overline{LB}$  or  $\overline{UB}$ , whichever occurs first.
- \*7 : If  $\overline{OE}$  is Low after minimum toHCL, read cycle is initiated. In other words,  $\overline{OE}$  must be brought to High within 5 ns after  $\overline{CE}$ 1 is brought to Low. Once read cycle is initiated, new write pulse should be input after minimum trois met.
- \*8 : If  $\overline{OE}$  is Low after new address input, read cycle is initiated. In other words,  $\overline{OE}$  must be brought to High at the same time or before new address valid. Once read cycle is initiated, new write pulse should be input after minimum tex is met.

Note: AC Characteristics are measured after following POWER-UP timing.

#### (3) Power Down Parameters

(At recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Val	lue	Unit	Notes
raiailietei	Symbol	Min	Max		Notes
CE2 Low Setup Time for Power Down Entry	<b>t</b> csp	10	_	ns	
CE2 Low Hold Time after Power Down Entry	<b>t</b> C2LP	80	_	ns	
CE1 High Hold Time following CE2 High after Power Down Exit [SLEEP mode only]	tснн	300	_	μs	*
CE1 High Setup Time following CE2 High after Power Down Exit	<b>t</b> chs	0	_	ns	

<sup>\* :</sup> Applicable also to power-up.

#### (4) Other Timing Parameters

(At recommended operating conditions unless otherwise noted.)


		Va	lue	l lm:t	Notes
Parameter	Symbol	Min	Max	Unit	
CE1 High to OE Invalid Time for Standby Entry	<b>t</b> chox	10	_	ns	
CE1 High to WE Invalid Time for Standby Entry	<b>t</b> chwx	10	_	ns	*1
CE1 High Hold Time following CE2 High after Power-up	tснн	300	_	μs	
Input Transition Time	t⊤	1	25	ns	*2

<sup>\*1:</sup> Some data might be written into any address location if tchwx (Min) is not satisfied.

#### (5) AC Test Conditions

Parameter	Symbol	Conditions	Measured Value	Unit	Notes
Input High Level	Vıн	_	$V_{DD} \times 0.8$	V	
Input Low level	Vıl	_	$V_{DD} \times 0.2$	V	
Input Timing Measurement Level	V <sub>REF</sub>	_	$V_{DD} \times 0.5$	V	
Input Transition Time	t⊤	Between V <sub>IL</sub> and V <sub>IH</sub>	5	ns	


#### (6) AC Measurement Output Load Circuit




<sup>\*2:</sup> The Input Transition Time (t<sub>T</sub>) at AC testing is 5 ns as shown in below. If actual t<sub>T</sub> is longer than 5 ns, it may violate AC specifications of some timing parameters.

#### **■ TIMING DIAGRAM**


## 1. READ Timing 1 (Basic Timing)




# 2. READ Timing 2 (OE & Address Access)




# 3. READ Timing 3 (LB, UB Byte Access)




## 4. WRITE Timing 1 (Basic Timing)




## 5. WRITE Timing 2 (WE Control)




### 6. WRITE Timing 3-1 (WE, LB, UB Byte Write Control)




## 7. WRITE Timing 3-2 (WE, LB, UB Byte Write Control)




## 8. WRITE Timing 3-3 (WE, LB, UB Byte Write Control)




# 9. WRITE Timing 3-4 (WE, LB, UB Byte Write Control)



## 10. READ/WRITE Timing 1-1 (CE1 Control)




## 11. READ/WRITE Timing 1-2 (CE1, WE, OE Control)




Note: This timing diagram assumes CE2 = "H".

 $\overline{\text{OE}}$  can be fixed Low during write operation if it is  $\overline{\text{CE}}1$  controlled write at Read-Write-Read sequence.

# 12. READ/WRITE Timing 2 (OE, WE Control)




# 13. READ/WRITE Timing 3 (OE, WE, LB, UB Control)



Note: This timing diagram assumes CE2 = "H".


 $\overline{\text{CE}}1$  can be tied to Low for  $\overline{\text{WE}}$  and  $\overline{\text{OE}}$  controlled operation.

## 14. POWER-UP Timing




Note: tchh specifies after VDD reaches specified minimum level and applicable to both  $\overline{\text{CE}}1$  and CE2.

#### 15. POWER DOWN Entry and Exit Timing



Note: This Power Down mode can be also used as a reset timing if POWER-UP timing above could not be satisfied and Power Down program was not performed prior to this reset.

#### 16. Standby Entry Timing after Read or Write



Note: Both tchox and tchwx define the earliest entry timing for Standby mode.

If either of timing is not satisfied, it takes trc (Min) period for Standby mode from  $\overline{CE}1$  Low to High transition.

## **■ BONDING PAD INFORMATION**

Please contact local FUJITSU representative for pad layout and pad coordinate information.

### **■** ORDERING INFORMATION

Part Number	Shipping Form	Remarks
MB82DS01181E-70LWT-A	Wafer	

# **FUJITSU LIMITED**

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

#### F0602