Am29PL131

Field-Programmable Controller (FPC)

ADVANCE INFORMATION

DISTINCTIVE CHARACTERISTICS

- Implements complex state machines
- 7 conditional registered inputs, 12 outputs
- 64-word by 28-bit PROM
- Up to 15-MHz clock rate, 24-pin (0.3" wide) DIP
- Instruction set compatible with Am29PL141
- 29 instructions
 - Conditional branching
 - Conditional looping
 - Conditional subroutine call
 - Multiway branch

GENERAL DESCRIPTION


The Am29PL131 is a single-chip Field-Programmable Controller (FPC) that allows implementation of complex state machines and controllers by programming the appropriate sequence of instructions. Jumps, loops, and subroutine calls, conditionally executed based on the test inputs, provide the designer with powerful control flow primitives.

Intelligent control may be distributed throughout the system by using FPCs to control the various self-contained func-

tional units, such as register file/ALU, I/O, interrupt, diagnostic, and bus control units.

An address sequencer, the heart of the FPC, provides the address to an internal 64-word by 28-bit PROM. The fuse programming algorithm is almost identical to that used for AMD's Programmable Array Logic family.

SIMPLIFIED BLOCK DIAGRAM




This document contains information on a product under development at Advanced Micro Devices, Inc. The information is intended to help you to evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice.


Publication # Rev. Amendment 09463 A /0 Issue Date: April 1988

RELATED AMD PRODUCTS


Part No.	Description
Am29114	8-Level Real-Time Interrupt Controller (Expandable)
Am29116	16-Bit Bipolar Microprocessor (Supports 100 ns System Cycle Time)
Am29116A	High-Performance Version of the Am29116
Am29C116/-1/-2	CMOS Version of Am29116, Speed Selects
Am29117	2-Port Version of the Am29116
Am29C117	CMOS Version of the Am29117
Am29118	8-Bit Am29116 I/O Support
Am29130	16-Bit Barrel Shifter (Expandable)
Am2914	Vectored Priority Interrupt Controller
Am29PL141	64-Word PROM Field-Programmable Controller
Am29LPL141	Low-Power Version of the Am29PL141
Am29CPL141	CMOS 64-Word EPROM Version of the Am29PL141
Am29PL142	128-Word PROM Field-Programmable Controller
Am29CPL144	CMOS 512-Word EPROM Field-Programmable Controller
Am2940	DMA Address Generator




METALLIZATION AND PAD LAYOUT



Die Size: 0.325" x 0.140"
Gate Count: 600 Equivalent Gates and 64 x 28 of PROM






(Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: a. Device Number

b. Speed Option (if applicable)

c. Device Class d. Package Type

e. Lead Finish



Valid	Comb	inations	
AM29PL131		/BXA	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consists of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

CC Condition Code-TEST (Input)

The internally synchronized condition-code test input is selected through the 3-bit test-condition-select field.

CLK Clock (Input)

The rising edge of the clock latches the program counter, count register, subroutine register, pipeline register, testinput register, CC register, and EQ flag.

P[11:8] (Outputs)

The upper four general-purpose control outputs are permanently enabled.

P[7:0] (Outputs)

The lower eight general-purpose control outputs are enabled by the OE bit from the instruction pipeline register.

When OE is HIGH, these outputs are enabled; when LOW, they are three-stated.

RESET Internally Synchronized Reset (input; Active LOW)

RESET is latched internally on the first rising edge of the clock after it goes LOW. During the first clock cycle, the PC MUX is set to all ones (address 63). On the next rising edge of the clock, the program-memory contents at location 63 are loaded into the pipeline register. The EQ flag is also cleared at this time.

T[5:0] Internally Synchronized Test (Inputs)

In conditional instructions, these inputs are selected according to the 3-bit test-condition-select field. Inputs T(5:0) can also be used either as a branch address or as a value to be loaded into CREG, depending on the instruction.

FUNCTIONAL DESCRIPTION

Figure 1, the detailed block diagram of the Am29PL131 FPC, shows logic blocks and interconnecting buses that permit parallel performance of different operations in a single instruction. The FPC consists of four main logic blocks: the program memory, address control logic, condition code selection logic, and instruction decode.

The program memory contains the user-defined instruction flow and output sequence. The address control logic addresses the program memory. This control logic supports high level instruction functions including conditional branches, subroutine calls and returns, loops, and multiway branches. The condition code selection logic selects the condition code input to be tested when a conditional instruction is executed. The polarity of the selected condition code input is controlled by the POL bit in the microword. The instruction decode generates the control signals necessary to perform the

instruction specified by the instruction part (P[27:12]) of the microword.

Program Memory

The FPC program memory is a 64-word by 28-bit PROM with a 28-bit pipeline register at its output. The upper 16 bits (P[27:12]) of the pipeline register are internal to the FPC and form the instruction to control address sequencing. The format for instructions is: a 1-bit synchronous Output Enable OE, a 5-bit OPCODE, a 1-bit test polarity select POL, a 3-bit TEST condition select field, and a 6-bit immediate DATA field. The DATA field is used to provide branch addresses, test input masks, and counter values.

The lower 12 bits (P[11:0]) of the pipeline register are brought out as user-defined, general purpose control outputs. The lower eight control outputs (P[7:0]) are three-stated when OE is programmed as a LOW. The upper four control bits (P[11:8]) are always enabled.




Figure 1, Am29PL131 Detailed Block Diagram

Address Control Logic

The address control logic consists of five smaller logic blocks. These are:

PC MUX - Program counter multiplexer

P CNTR - Program counter (PC) and incrementer (PC + 1)

SUBREG - Subroutine register (SREG) with subroutine mux (S MUX)

CNTR - Count register (CREG) with counter mux (C MUX), decrementer (COUNTER-1), and zero detect

COTO - Specialized branch control logic

The PC MUX is a 6-bit, 4-to-1 multiplexer. It selects either the PC, PC+ 1, SREG, or GOTO output as the next microaddress input to the Program Memory and to the PC. The PC thus always contains the address of the instruction in the pipeline register. On the rising edge of the clock after RESET goes LOW, the PC MUX output is forced to all ones, selecting location 63 of the Program Memory.

The P CNTR block consists of a 6-bit register (PC) driving a 6bit combinatorial incrementer (PC+1). Either the present or the incremented values of PC can address the Program Memory. The incremented value of PC can be saved as a subroutine return address. The present PC value can address the Program Memory when waiting for a condition to become valid. PC+1 addresses the Program Memory for sequential program flow and for unconditional instructions.

The SUBREG block consists of a 6-bit, 3-to-1 multiplexer (S MUX) driving a 6-bit register (SREG). The three possible SREG inputs are PC+1, CREG, and SREG. SREG normally operates as a 1-deep stack to save subroutine return addresses. PC+1 is the input source when performing subroutine calls, and PC MUX is the output destination when performing return from subroutine.

The CNTR block consists of a 6-bit, 4-to-1 multiplexer (C MUX); driving a 6-bit register (CREG); a 6-bit, combinatorial decrementer (COUNTER-1); and a zero-detection circuit. The CNTR logic block is typically used for timing functions and iterative loop counting.

The SUBREG and CNTR can be considered as one logic block because of their unique interaction. Both have the other as an additional input source and output destination. The CREG can therefore be an additional stack location when not used for counting, and the SREG can be a nested-count location when not used as a stack location. Thus the SREG and CREG can operate in three different modes:

- 1) As a separate 1-deep stack and counter.
- 2) As a 2-deep stack.
- 3) As a 2-deep nested counter.

The GOTO logic block serves three functions:

- 1) It provides a 6-bit count value from the DATA field in the pipeline register (P[17:12]) or from the TEST inputs (T[5:0]) masked by the DATA field (P[17:12]). This is represented by
- 2) It provides a branch address from the DATA field in the pipeline register (P[17:12]) or from the TEST inputs (T[5:0]) masked by the DATA field (P[17:12]). This is represented by T*M.
- 3) it compares the TEST inputs:

T[5:0] masked by the DATA field (P[17:12]), called T*M, to the CONSTANT field from the pipeline register (P[23:18]). If a match occurs, the EQ flip-flop is set. EQ remains unchanged if there is no match. Constant field bits that correspond to masked test bits must be zero.

The EQ flag can be tested by the condition code selection logic. Multiple tests of any group of T inputs in a manner analogous to sum-of-products can be performed since a nomatch comparison does not reset the EQ flag. Any conditional branch on EQ will reset the EQ flag. Conditional returns on EQ will not change the EQ flag. RESET input LOW will reset the EQ flag.

NOTE: A zero in the DATA field blocks the corresponding bit in the TEST field; a one activates the corresponding bit.

The constant field bits that correspond to masked test field bits must be zero. A zero is substituted for masked test field bits. The 'POL' bit is a "don't care" when using test inputs to load registers.

Condition Code Selection Logic

The condition code selection logic consists of an 8-to-1 multiplexer. The eight test condition inputs are the device inputs, CC, T[5:0], and the EQ flag. The TEST field (P[20:18]) selects one of the eight conditions to test.

The polarity bit POL in the instructions allows the user to test for either a true or false conditon. Refer to Table 1 for details.

instruction Decode

The instruction decoder is a PLA that generates the control for 29 different instructions. The decoder inputs include the OPCODE field (P[26:22]), the zero detection output from the CNTR, and the selected test condition code from the condition code selection logic.

Am29PL131 General Instruction Format TEST DATA POL OE OPCODE DFR00732 WHERE: Synchronous Output Enable for P[7:0]. OE A 5-bit opcode field for selecting one of the 28 single-data-field instructions. OPCODE = A 1-bit test condition polarity select. POL 0 = Test for true (HIGH) condition. 1 = Test for false (LOW) condition. = A 3-bit test condition select. TEST UNDER TEST TEST[2:0] 000 T[0] T[1] 001 T[2] 010 011 T[3] T[4] 100 T[5] 101 110 CC EQ 111 A 6-bit conditional branch address, test input mask, or counter value field designated as PL in DATA instruction mnemonics. Am29PL131 Comparison Instruction Format

27	_26	24_	_23	18	_17	12_
OE]	OPCODE		CONSTANT			DFR00742

WHERE:

OE

= Synchronous Output Enable for P[7:0].


- Compare instruction (binary 100). OPCODE


CONSTANT = A 6-bit constant for equal to comparison with T*M.


= A 6-bit mask field for masking the incoming T[5:0] inputs. DATA


TABLE 1.


Input Condition Being Tested	POL	Condition
0	0	Fail
0	1	Pass
1	0	Pass
1	1	Fail

















pcode Mn	emonic	Description	Execution Example	Register Transfer Description
on co	NT	CONTINUE The next sequential instruction is fetched unconditionally.	30 (a) 31 (a) 32 (b) PF001890	PC = PC+1
10 – 13 CI (100XX binary)	ЙΡ	CMP TM (data) TO PL (data) This instruction performs bitwise exclusive-or of T*M (T[5:0] under bitwise mask from the DATA field) with CONSTANT (P[23:18]). If T*M equals CONSTANT, the EO flag is set to one, which may be branched on in a following instruction. If not equal, the EQ flag is unaffected. This allows sequences of compares, in a manner analogous to sum-of-products, to be performed which can be followed by a single conditional branch if one or more of the comparisons are true. Note: The EQ flag is set to zero on reset or when EQ is selected as the test condition in a branch. Conditional returns on EQ leave the flag unchanged. Constant field bits that correspond to masked test fleld bits must be zero. This instruction does not	30	Compare T*M and PL(data) EQ = ((T [5:0] .AND. DATA) .XNOR. CONSTANT) .OR. E
		depend on the pass/fail condition.		PF001701

INSTRUCTIONS BASED ON TEST CONDITIONS

				Conditio	n Pass			Conditi	on Fail		
Opcode	Mnemonic	Assembler Statement	PC MUX	STACK	CREG	EQ FLAG	PC MUX	STACK	CREG	EQ FLAG	Notes
00	RETPL	IF (cond) THEN RET, LOAD PL (data)	SREG	Hold	Load PL	NC	PC + 1	Hold	Hold	NC	
01	RETPLN	IF (cond) THEN RET NESTED, LOAD PL (data)	SREG	Load CREG	Load PL	NC	PC + 1	Hold	Hold	NC	
02	RET	IF (cond) THEN RET	SREG	Hold	Hold	NC	PC + 1	Hold	Hold	NC	
03	RETN	IF (cond) THEN RET, NESTED	SREG	Load CREG	Hold	NC	PC + 1	Hold	Hold	NC	
04	LDPL	IF (cond) THEN LOAD PL (data)	PC + 1	Hold	Load PL	NC	PC + 1	Hold	Hold	NC	<u> </u>
05	LDPLN	IF (cond) THEN LOAD PL (data), NESTED	PC + 1	Load CREG	Load PL	NC	PC + 1	Hold	Hold	NC	
06	LDTM	IF (cond) THEN LOAD TM (data)	PC + 1	Hold	Load TM	NC	PC + 1	Hold	Hold	NC	
07	LDTMN	IF (cond) THEN LOAD TM (data), NESTED	PC + 1	Load CREG	Load TM	NC	PC + 1	Hold	Hold	NC	
09	DEC	IF (cond) THEN DEC	PC + 1	Hold	DEC	NC	PC + 1	Hold	Hold	NC	
0F	GOТОТМ	IF (cond) THEN GOTO TM (data)	ТМ	Hold	Hold	Reset	PC + 1	Hold	Hold	NC	1
14	PSHPL	IF (cond) THEN PUSH, LOAD PL (data)	PC + 1	PC + 1	Load PL	NC	PC + 1	Hold	Hold	NC	
15	PSH	IF (cond) THEN PUSH	PC + 1	PC + 1	Hold	NC	PC + 1	Hold	Hold	NC NC	
16	PSHTM	IF (cond) THEN PUSH, LOAD TM (data)	PC + 1	PC + 1	Load TM	NC	PC + 1	Hold	Hold	NC	
17	PSHN	IF (cond) THEN PUSH, NESTED	PC + 1	PC + 1	Load SREG	NC	PC + 1	Hold	Hold	NC	
18	FORK	IF (cond) THEN GOTO PL (data) ELSE GOTO (SREG)	PL	Hold	Hold	Reset	SREG	Hold	Hold	NC	1
19	GOTOPL	IF (cond) THEN GOTO PL (data)	PL	Hold	Hold	Reset	PC + 1	Hold	Hold	NC	1
1A	WAIT	IF (cond) THEN GOTO PL (data) ELSE WAIT	PL	Hold	Hold	Reset	PC	Hold	Hold	NC	1
1C	CALPL	IF (cond) THEN CALL PL (data)	PL	PC + 1	Hold	Reset	PC + 1	Hold	Hold	NC	1
1D	CALPLN	IF (cond) THEN CALL PL (data), NESTED	PL	PC + 1	Load SREG	Reset	PC + 1	Hold	Hold	NC	1
1E	CALTM	IF (cond) THEN CALL TM (data)	ТМ	PC + 1	Hold	Reset	PC + 1	Hold	Hold	NC	1
1F	CALTMN	IF (cond) THEN CALL TM (data), NESTED	TM	PC + 1	Load SREG	Reset	PC + 1	Hold	Hold	NC	1

INSTRUCTIONS DEPENDENT ON CREG

				CREQ = 0				CREG ≠ 0					
Opcode	Mnemonic	Assembler Statement	PC MUX	STACK	CREG	EQ FLAG	PC MUX	STACK	CREG	EQ FLAG	Notes		
08	LPPL	WHILE (CREG < > 0) LOOP TO PL (data)	PC + 1	Hold	Hold	NC	PL	Hold	DEC	Reset	2		
0 A	LPPLN	WHILE (CREG < > 0) LOOP TO PL (data), ELSE NEST	PC + 1	Hold	Load SREG	NC	PL	Hold	DEC	Reset	2		
ОВ	GOTOPLZ	IF (CREG = 0) THEN GOTO PL (data)	PL	Hold	Hold	Reset	PC + 1	Hold	Hold	NC	3		
oc	DECPL	WHILE (CREG < > 0) WAIT ELSE LOAD PL (data)	PC + 1	Hold	Load PL	NC	PC	Hold	DEC	NC			
0E	DECTM	WHILE (CREG < > 0) WAIT ELSE LOAD TM (data)	PC + 1	Hold	Load TM	NC	PC	Hold	DEC	NC			

INSTRUCTIONS DEPENDENT ON TEST CONDITION AND CREG VALUE

-				Condition Pass Condition Fail								
Opcode Mnemoni	Mnemonic	Assembler Statement	CREG Content	PC MUX	STACK	CREG	EQ FLAG	PC MUX	STACK	CREG	EQ FLAG	Notes
		IF (cond) THEN GOTO PL (data)	≠ 0	PL	Hold	Hold	Reset	PC	Hold	DEC	NC	1
18	DECGOPL	ELSE WHILE (CREG < > 0) WAIT	- 0	PL	Hold	Hold	Reset	PC + 1	Hold	Hold	NC	'

UNCONDITIONAL INSTRUCTIONS

Opcode	Mnemonic	Assembler Statement	PC MUX	STACK	CREG	EQ FLAG	Notes
0D	CONT	CONTINUE	PC + 1	Hold	Hold	NC	
10-13 (Binary 100XX)	СМР	CMP TM (data) TO PL (data)	PC + 1	Hold	Hold	Set	4

Key: PC = Program Counter SREG = Stack Register

CREG = Counter Register
PL = Pipeline (data) Field

TM = Test Inputs Masked by PL (data) Field

DEC = Decrement NC = No Change

Notes: 1. If COND = EQ and condition PASSES, reset EQ flag.

2. If COND = EQ and CREG ≠ 0, reset EQ flag.

3. If COND = EQ and CREG = 0, reset EQ flag.

4. Set EQ flag if CONST field = T*M.

PROGRAMMING

The Am29PL131 FPC is programmed and verified using a simple algorithm that is almost identical to that used for AMD's Programmable Array Logic family. The internal programmable array of the Am29PL131 is organized as a 64-word by 28-bit PROM. The fuse to be programmed is selected by its address (1 of 64), the byte at that address (1 of 4), and the bit in the byte (1 of 8, 1 of 4 for byte 3). Control of programming and verifying is accomplished by applying a simple sequence of voltages on two control pins (CLK and CC).

The fuse address is selected using a full decode of the T[5:0] inputs, where T[5] is the MSB and T[0] the LSB. The 1-of-4 byte addressing is done on the P[9] (MSB) and P[8] (LSB) outputs. The bit selection is done one output at a time by applying the programming voltage (Vop) to the respective output pin P[7:0]. A graphic representation of the fuse array organization for programming, with fuse numbering compatible to the JEDEC standard programmable logic transfer format, is shown in Figure 2.


The complete program and verify cycle timing is shown in the programming waveform. A programming sequence is initiated by raising the CLK pin to V_{HH}. This places the device in the program mode and disables the output pins so that they may be used as fuse addressing inputs. The next step is to address the fuse to be blown as previously stated. Note that bit

selection, with Vop, should follow address and byte selection. Raising the CC pin to V_{HH} initiates programming and lowering Vop terminates programming. Lowering the CLK pin to a TTL LOW level places the device in the fuse verification mode by enabling the programming outputs, P[7:0]. Following a clock pulse, the fuse may be verified on the same output that the bit selection was performed. Using this scheme, fuses can be verified in parallel as a byte if desired. The verification mode is terminated by lowering the CC pin back to a normal TTL level.

Programming Yield

AMD programmable logic devices have been designed to ensure extremely high programming yields ($>98\,\%$). To help ensure that a part was correctly programmed once the programming sequence is completed, the entire fuse array should be reverified at both LOW and HIGH VCC (VCCL and VCCH). Reverification can be accomplished in a verification-only mode (CC at VHH) by reading the outputs in parallel. This verification cycle checks that the array fuses have been blown correctly and can be sensed under varying conditions by the outputs.

AMD programmable logic devices contain extra fuses and circuitry so that before shipping it can be verified that all PROM fuses can be programmed. Additional circuitry is included for pre-shipment testing of the logic portion of the device. These added features assure high programming yields and correct logic operation.



BD007561

JEDEC FUSE NUMBER = 28 (FUSE ADDRESS) + 8 (2-BYTE) + (7-BiT) + 4 FOR BYTE 0-2 = 28 (FUSE ADDRESS) + (3-BiT) FOR BYTE 3, BIT 0-3 ONLY

Byte Select										
Byte	P[9]	P[8]								
0	Н	L								
1 1	н	н								
2	L	L								
3	L	н								

	Bit Select for Byte 0-2								Bit Select for Byte 3								
Bit	P[7]	P[6]	P[5]	P[4]	P[3]	P[2]	P[1]	P[0]	Bit	P[7]	P[6]	P[5]	P[4]	P[3]	P[2]	P[1]	P[0]
0	L	L	L	L	L	L	L	Н	0	L	L	L	L	L	L	٦	Н
1	L	L	L	L	L	L	Н	L	1	L	L	L	L	L	L	Н	L
2	L	L	L	L	Ł	Н	L	L	2	L	L	L	L	L	H	٦	L
3	L	L	L	L	Н	L	L	L	3	L	L	L	L	Н	L	L	L
4	L	L	L	Н	L	L	L	L									
5	L	L	н	L	L	L	L	L									
6	L	Н	L	L	L	L	L	L									
7	н	L	L	L	L	L	L	L									


	Column Decode											
0	C0	C8	C16	C24								
1	C1	C9	C17	C25								
2	C2	C10	C18	C26								
3	C3	C11	C19	C27								
4	C4	C12	C20									
5	C5	C13	C21									
6	C6	C14	C22									
7	C7	C15	C23									

Figure 2. Programming Configuration

Fuse Address Decode							
Fuse Address	T[5]	T[4]	T[3]	T[2]	T[1]	т[о]	
0	L	L		L	L	L	
1	L	Ē	Ĺ	[L	H	
2	L	L	Ī	ī	н	[
3	L	L	L	Ĺ	H	Н	
4	L	L	į į	H	1 :	[
5	L	L	Ĺ	Н	[H	
6	L	L	L	l H	Н	"	
7	L	L	L	H	H	н	
8	l L	L	Н	L	Ë	;;	
9	L L	L	Н	L	Ī	H	
10	L	L	Н	L	Н	ï	
11	Ł	L	Н	L	Н	l Ā	
12	L	L	Н	Н	L	1 1	
13	L i	L	Н	н	L	Ä	
14	L	L	Н	Н	Н] [
15	L	L	Н	Н	H	ĺ Ĥ	
16	L	Н	L	L	L	[
17	L	Н	L	L	Ĺ	Η̈́	
18	L	н	L	L	Н	1 ï	
19	L	Н	L	L	Н	H	
20	L	Н	L	н	l L	l ï	
21	L	Н	L	Н	Ī	Ĥ	
22	L	Н	L	Н	Н	ï	
23	L	Н	L	н	Н	<u> </u>	
24	L	н	Н	L.	L	"	
25	L	н	н	L	<u> </u>	H	
26	_ L	H	Н	L	l Ĥ	l î	
27	L	Н	H	L	Н	Ĥ	
28	L	Н	H	H	L E	ï	
29	L	Н	н	Н] [
30	L	Н	Н	н	H	;	
31	L	н	Н	Н	H	Ĥ	
32	H	L	L	L	L	;;	
33	н	Ļ	L	L	Ĺ	Н	
34	H	L	L	L	н	L	
35	H	L	L	L	Н	Н	
36	H	L	L	Н	L	l ï	
37	н	L	L	н	Ĺ	H	
38	H	L	L	Н	H	l ï	
39	Н	L	L	Н	н	H	
40	H	L	Н	L	L	ï	
41	н	L	Н	L	L	Ĥ	
42	H	L	Н	L	н	L	
43	Н	L	Н	L	н	н	
44	н	L	н	н	L	L	
45	Н	Ĺ	H	j H	L :	н	
46	Н	L	Н	н	н	L	
47	Н	L	н	H	н	н	
48	н	Н	L	L	L	L	
49] H [Н	L	L	L	H	
50	н	н	L	L	H	Ĺ	
51	н	н	L	L	н	н	
52	H	н	L	н	L		
53		H	l L	H	Ē l	Ā	
54	н	Н	L L	н	L H	L	
52 53 54 55 56	H H H H	H	L L	н	i ii l	- H	
56	н	н 1	н	ן נ ו	ا ن	Ĺ	
57	H	н	н	ا آ	Ĺ	н	
58	н	H	H H H	H H L L L	н	ï	
57 58 59	H H	H H	Н	ا آ	H I	L H L H L H	
60	н	н	H i	Ĥ	į l	ï	
61	H	н	н	н	H L H H	н	
62	н	H H	H H	L H H	н	Г Н Г	
63	н	H	H	H	H]		

	AMMING	PARAMETERS	T. = 25°C
PROUR	AMMING	PARAMETERS	1A = 25 U

Parameter Symbol	Parame Descript		Min.	Тур.	Max.	Unit	
		CC @ 5-10 mA	15.5	16	16.5		
VHH	Control Pin Extra-HIGH Level	CLK@ 5-10 mA	15.5	16	16.5	٧	
VOP	Program Voltage, P[7:0] @ 15 - 200 mA		19.5	20	20.5	٧	
VIHP	Input HIGH Level During Progra	mming and Verify	2.4	5	5.5	V	
VILP	Input LOW Level During Program	nming and Verify	0.0	100	0.5	٧	
VCCP	V _{CC} During Programming @ I _{CC}	; = 425 mA	5	112	5.5	٧	
VCCL	V _{CC} During First Pass Verification	@ ICC = 425 mA	4.5	4.7	5.0	V	
Vccн	V _{CC} During Second Pass Verifica	tion @ Ico 8	5.4	5.7	6.0	٧	
VBlown	Successful Blown Fuse Sense L		0.3	0.5	V		
dV _{OP} /dt	Rate of Output Voltage Charles	1110	20		250	V/μ s	
dV _{FE} /dt	Rate of Fusion Toals Valta	ge (CC Rising Edge)	100		1000	V/μ s	
tp	Fusir Cime First Attempt		40	50	100	μз	
	Substituent Attempts		4	5	10	ms	
t _D	Delays Between Various Level (Changes	100	200		ns	
ty	Period During which Output is Se	nsed for V _{Blown} Level	500			ns	
VONP	Pull-Up Voltage on Outputs Not	Being Programmed	V _{CCP} 0.3	Vcop	V _{CCP} + 0.3	٧	
R	Pull-Up Resistor on Outputs Not	Being Programmed	1.9	2	2.1	kΩ	
-d\((-d\)	Rate of CLK Voltage Change (F	ROG)	40	50	250	344	
dV _{CLK} /dt	Rate of CLK Voltage Change (V	ERIFY)	250	300	1000	V/μs	



ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C (Ambient) Temperature Under Bias55 to +125°C
Supply Voltage to Ground Potential
(Pin 19 to Pin 6 and Pin 17)
Continuous0.5 V to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming)0.5 V to +V _{CC} Max.
DC Voltage Applied to Outputs
During Programming
DC Output Current, Into Outputs During
Programming (Max Duration of 1 s) 200 mA
DC Input Voltage0.5 V to +5.5 V
DC Input Current30 mA to +5.0 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices
Ambient Temperature (TA) 0 to +70°C
Supply Voltage (VCC)+4.75 to +5.25 V
filitary* (M) Devices
Case Temperature (T _C)55 to +125°C
Supply Voltage (VCC)+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

*Military Product 100% tested at $T_C = +25$ °C, +125°C, and

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	To	est Cor	ditions		Min.	Max.	Unit
Voн	Output HIGH Voltage	V _{CC} = Min., COM'L I _{OH} = -3.0 mA						
		VIN = VIH or VIL	_ N	11L	I _{OH} = -1.0 mA	2.4	İ	٧
VOL	Output LOW Voltage	V _{CC} = Min.,	C	OM'L	IOL = 16 mA			
	VIN = VIL or VIH	VIN = VIL or VIH	N	11L	IOL = 12		0.50	V
V _{IH} (Note 1)	Input HIGH Level	Guaranteed Input Logic	al HIGH	Voltage f	of all the	J		٧
V _{IL} (Note 1)	Input LOW Level	Guaranteed Input Logic	Guaranteed Input Logical LOVE To se for All Input				0.8	٧
IIL	Input LOW Current	V _{CC} = Max. V _{IN} = 0.5 V Air Ott Input					-2.0 -0.50	mA
ин	Input HIGH Current	Vot Ma CLIF Vin a All other Inputs					150 25	μА
łj .	Input HIGH Current	C - Max., VIN = 5.5 V					1.0	mA
Isc	Output Short arcs Co. 1	VC- Max + 0.5 V VOL		V (Note 2)	-20	-80	mA
			COMIL	1	A = 0 to +70°C		330	
lcc	Power app Current	V _{CC} = Max.	TA		A = + 70°C		290	
.00	. Gird Carrell	ACC - Marx.	MIL	T _C	C = -55 to + 125°C		360	mA
		T _C = + 125°C		C = + 125°C		310		
VI	Input Clamp Voltage	V _{CC} = Min, I _{IN} = -18 m	V _{CC} = Min, I _{IN} = -18 mA				-1.2	V
lozн	Output Leakage Current	V _{CC} = Max., V _{IL} = 0.8 V	'	Vo = 2.4 \	/		100	
lozl	(Note 3)	V _{IH} = 2.0 V		Vo = 0.5 V			-550	μA

Notes: 1. These are absolute values with respect to device ground; and all overshoots due to system or tester noise are included.

2. Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second. V_{OUT} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

3. I/O pin leakage is the worst-case of l_{OZX} or l_{IX} (where X = H or L).

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

Parameter	Parameter		CO	COM'L		MIL		
No.		Test Conditions	Min.	Max.	Min.	Max.	Unit	
1	1PD	CLK to P[11:0]			20		25	ns
2		T[5:0] to CLK	1	154		20		ns
3	ts	CC to CLK	1	15		20		ns
4	7	RESET to CLK				35		ns
5		T[5:0] to CLK	Test	7.7		0		ns
6	t _H	CC to CLK	utput Load	0		0		ns
7]	RESET to CLK	ongrons	3		3		ns
8	tPZX	CLK to P[15:8] Enable			30		35	ns
9	texz	CLK to P[15:8] Disable			30		35	ns
10	tpw	CLK Pulse Wide (C ar LC	1	25		30		ns
11	tp	CI K COL W	1	66.7	 	72	<u> </u>	ns

- Notes: 1. These paramet ctly on unprogrammed devices. They are determined as follows: a. Measure del
 - LK to PROM address out in test mode. This will measure the delay through the sequence logic.

 [5:0] input through PROM test columns to pipeline register in verify test column mode. This will measure b. Measure set
 - in the PROM and register setup.

 from T[5:0] input to PROM address out in verify test column mode. This will measure the delay through the logic the delay the Measure dela and P[11:0] outputs.
 - To calculate the desired parameter measurement, the following formula is used: Measurement (a) + Measurement (b) Measurement (c)


CLK PERIOD:

CLK (a) + (b) - (c) = CLK PERIOD

RESET to CLK Setup time:

RESET (a) + (b) - (c) = RESET to CLK Setup time

SWITCHING TEST CIRCUITS





A. Three-State Outputs

B. Normal Outputs

- Notes: 1. CL = 50 pF includes scope probe, wiring, and stray capacitances without device in test
 - 2. S_1 , S_2 , and S_3 are closed during function tests and all AC tests except output enable
 - 3. S₁ and S₃ are closed while S₂ is open for tpZH test.
 - 4. CL = 5.0 pF for output disable tests.

SWITCHING TEST WAVEFORMS






Propagation Delay

Setup, Hold, and Release Times

- Notes: 1. Diagram shown for HIGH data only.

 Output transition may be opposite sense.
 - Cross-hatched area is don't care condition.



Test	Vx	Output Waveform - Messurement Leve
All teos	5.0V	Vol. 1.5V
t _{PHZ}	0.0V	VOH
tecz.	5.0V	Voc
^t PZH	0.00	0.8V
tpzL	5.0V	3V 1.8V Vos.

WFR02660

Pulse Width

Enable and Disable Times

- Notes: 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
 - S₁, S₂, and S₃ of Load Circuit are closed except where shown.

Note: Pulse generator for all pulses: Rate \leq 1.0 MHz; $Z_0 = 50 \Omega$: $t_r \leq 2.5 \text{ ns.}$

Test Philosophy and Methods

The following points give the general philosophy that we apply to tests that must be properly engineered if they are to be implemented in an automatic environment. The specifics of what philosophies applied to which test are shown.

- Ensure the part is adequately decoupled at the test head. Large changes in supply current when the device switches may cause function failures due to V_{CC} changes.
- Do not leave inputs floating during any tests, as they may oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400 mA in 5 – 8 ns. Inductance in the ground cable may allow the ground pin at the device to rise by hundreds of millivolts momentarily.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins that may not actually reach V_{IL} or V_{IH} until the noise has settled. AMD recommends using V_{II} ≤ 0 V and V_{IH} ≥ 3 V for AC tests.
- 5. To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- 6. Capacitive Loading for AC Testing

Automatic testers and their associated hardware have stray capacitance that varies from one type of tester to another, but is generally around 50 pF. This makes it impossible to make direct measurements of parameters that call for a smaller capacitive load than the associated stray capacitance. Typical examples of this are the so-called "float delays," which measure the propagation delays into and out of the high-impedance state and are usually specified at a load capacitance of 5.0 pF. In these cases, the test is performed at the higher load capacitance (typically 50 pF), and engineering correlations based on data taken with a bench setup are used to predict the result at the lower capacitance.

Similarly, a product may be specified at more than one capacitive load. Since the typical automatic tester is not capable of switching loads in mid-test, it is impossible to make measurements at <u>both</u> capacitances even though they may both be greater than the stray capacitance. In these cases, a measurement is made at one of the two

capacitances. The result at the other capacitance is predicted from engineering correlations based on data taken with a bench setup and the knowledge that certain DC measurements (I_{OH}, I_{OL}, for example) have already been taken and are within specification. In some cases, special DC tests are performed in order to facilitate this correlation.

7. Threshold Testing

The noise associated with automatic testing, the long inductive cables, and the high gain of bipolar devices when in the vicinity of the actual device threshold, frequently give rise to oscillations when testing high-speed circuits. These oscillations are not indicative of a reject device, but instead, of an overtaxed test system. To minimize this problem, thresholds are tested at least once for each input pin. Thereafter, "hard" HIGH and LOW levels are used for other tests. Generally this means that function and AC testing are performed at "hard" input levels rather than at $\rm V_{IL}$ Max. and $\rm V_{IH}$ Min.

8. AC Testing


Occasionally parameters are specified that cannot be measured directly on automatic testers because of tester limitations. Data input hold times often fall into this category. In these cases, the parameter in question is guaranteed by correlating these tests with other AC tests that have been performed. These correlations are arrived at by the cognizant engineer using data from precise bench measurements in conjunction with the knowledge that certain DC parameters have already been measured and are within specification.


In some cases, certain AC tests are redundant since they can be shown to be predicted by other tests that have already been performed. In these cases, the redundant tests are not performed.

9. Output Short-Circuit Testing

When performing I_{OS} tests on devices containing RAM or registers, great care must be taken that undershoot caused by grounding the HIGH-state output does not trigger parasitic elements which in turn cause the device to change state. To avoid this effect, it is common to make the measurement at a voltage (V_{Output}) that is slightly above ground. The V_{CC} is raised by the same amount so that the result (as confirmed by Ohm's law and precise bench testing) is identical to the $V_O = 0$, $V_{CC} = Max$, case.

SWITCHING WAVEFORMS KEY TO SWITCHING WAVEFORMS WAVEFORM INPUTS OUTPUTS MUST BE STEADY WILL BE STEADY MAY CHANGE FROM H TO L MAY CHANGE FROM L TO H DON'T CARE: ANY CHANGE PERMITTED KS000010 CLK **(** RESET P[11:0] P[7:0] WF025471





*For reference only.

ADVANCED MICRO DEVICES' NORTH AMERICAN SALES OFFICES

ALABAMA	(20E) 992 0122	KANCAC	
ADIZONA	(200) 002-5122	KANSAS (913) 451-3	
ARIZONA	(602) 242-4400	MARYLAND(301) 796-9	1310
CALIFORNIA,		MASSACHUSETTS(617) 273-3	
Culver City	(212) GAE 1E2A	MINNEGOTA	
Mounant Desait	(213) 043-1324	MINNESOTA (612) 938-0	
Newport Beach	(714) 752-6262	MISSOURI (913) 451-3	1115
San Diego	(619) 560-7030	NEW JERSEY (201) 299-0	
San Jose	(408) 240-7766	NEW YORK.	002
Santa Clara	(400) 243-7700	NEW YORK,	
Sarita Clara	(408) /27-3270	Liverpool	400
Woodland Hills	(818) 992-4155	Poughkeepsie (914) 471-8	180
CANADA, Ontario.		Woodbury (516) 364-8	
Kanata	(613) 592-0060	NORTH CAROLINA (919) 878-8	
Willowdale	(416) 224-5193	OHIO (614) 891-6	455
COLORADO	(303) 741-2900	Columbus	455
CONNECTICUT	(203) 264-7800	Dayton	
FLORIDA.	(222) 204 / 000		
Clearwater	(0.10) 500 500	OREGON(503) 245-0	ORO
Clearwater	(813) 530-9971	PENNSYLVANIA,	
Ft Lauderdale	(305) 776-2001	Allentown (215) 398-8	വര
Melbourne	(305) 729-0496	Willow Grove (215) 657-3	101
Orlando	(305) 950 0931	TEVAC (213) 037-3	101
CEODOLA	(303) 659-0831	TEXAS,	
GEORGIA	(404) 449-7920	Austin (512) 346-7	830
ILLINOIS,		Dallas (214) 934-9	
Chicago	(312) 773-4422		
Naperville	(312) 505 0517		
INDIANA	(312) 505-9517	WASHINGTON (206) 455-3	600
INDIÁNA	(317) 244-7207	WISCONSIN (414) 792-0	590
ADVANCED MICR	O DEVICES' INT	ERNATIONAL SALES OFFICES	
BELGIUM.			
BELGIUM,		KOREA, Seoul TEL 82-2-784-7	
Bruxelles TEL	(02) 771 91 42	FAX 82-2-784-8	014
FAX	(02) 762 37 12	LATIN AMERICA.	014
	61028	Et laude-dela TEI (005) 404 0	
FRANCE.	01020	Ft. Lauderdale TEL (305) 484-8	600
		FAX (305) 485-9	736
Paris TEL	(1) 49-75-10-10	TLX 5109554261 AMDI	FTI
	(1) 49-75-10-13	NORWAY.	
TIV	263282	Harile Ter	
WEST SERVANN	203282	Hovik TEL (02) 537	810
WEST GERMANY,		FAX (02) 591	959
Hannover area TEL	. (05143) 50 55	TLX 79	070
FAY	. (05143) 55 53	ILA 19	0,9
		00104000	
<u>!LX</u>	925287	SINGAPORE TEL 65-22579	544
München TEL	. (089) 41 14-0	FAX 2246	113
FAX	. (089) 406490	TLX RS55650 MMI	
TIY	523883	ILA NOODOOU MIMI	no
Stutteert TCI	(0714) 00 00 77	01450511 0: 11 1	
Stuttgart TEL	(0/11) 62 33 77	SWEDEN, Stockholm TEL (08) 733 03	50
FAX	(0711) 625187 721882	FAX (08) 733 22	85

NORTH AMERICAN REPRESENTATIVES

TAIWAN

Manchester area

London area

UNITED KINGDOM.

TEL 852-3-695377 FAX 852-123-4276 TLX ... 504260AMDAPHX

TEL (02) 3390541 (02) 3533241 FAX (02) 3498000 TLX 315286

462-47-2911

462-47-2911 462-47-1729 (03) 345-8241 (03) 342-5196 J24064AMDTKOJ

..... 06-243-3250 06-243-3253

TEL

FAX FAX

FAX

•			
CALIFORNIA		KENTUCKY	
I ² INC OEM	I (408) 988-3400	ELECTRONIC MARKETING	
	(408) 498-6868	CONSULTANTS, INC.	(217) 252 1669
CANADA	(400) 430-0000	MICHIGAN	(317) 253-1666
Burnaby, B.C.			
	(004) 400 0000	SAI MARKETING CORP	(313) 750-1922
DAVÉTEK MARKETING	(604) 430-3680	MISSOURI	
Calgary, Alberta		LORENZ SALES	(314) 997-4558
VÎTÊL ELECTRONICS	(403) 278-5833	NEBRASKA	
Kanata, Ontario		LORENZ SALES	(402) 475-4660
VITEL ELECTRONICS	(613) 592-0090	NEW MEXICO	(102) 170 1000
Mississauga, Ontario	(,	THORSON DESERT STATES	(EOE) 202 PEEE
VITAL ELECTRONICS	(416) 676-9720	NEW YORK	(505) 255-6555
Quebec	(410) 0/0-3/20	NYCOM, INC	(045) 407 0040
VITEL ELECTRONICS	(51.1) 000 5051		(315) 437-8343
VITEL ELECTRONICS	(514) 636-5951	OHIO	
IDAHO		Centerville	
INTERMOUNTAIN TECH MKGT	(208) 888-6071	DOLFUSS ROOT & CO	(513) 433-6776
INDIANA		Columbus	
ELECTRONIC MARKETING		DOLFUSS ROOT & CO	(614) 885-4844
CONSULTANTS, INC.	(317) 253-1668	Strongsville	(014) 005-4044
IOWA	(511) 200 1000	DOLFUSS ROOT & CO	(216) 229 0200
LORENZ SALES	(310) 377-4666	PENNSYLVANIA	(210) 236-0300
KANSAS	(5.5) 577 4000	DOLFUSS ROOT & CO	(410) 001 4400
LORENZ SALES	(010) 004 0050	LITALI	(412) 221-4420
LONEINZ SALES	(913) 384-6556	UTAH	
		R ² MARKETING	(801) 595-0631

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.

ADVANCED MICRO DEVICES 901 Thompson PI., P.O. Box 3453, Sunnyvale, CA 94088, USA TEL: (408) 732-2400 ● TWX: 910-339-9280 ● TELEX: 34-6306 ● TOLL FREF- (800) 538-8450 APPLICATIONS HOTLINE TOLL FREE: (800) 222-9323

HONG KONG,

Kanagawa

JAPAN.

Kowloon

ITALY, Milano

© 1988 Advanced Micro Devices, Inc. "inted in U.S.A. AIS-CP-15M-4/88-0

TLX 886-2-7122066 FAX 886-2-7122017

TEL (0925) 828008 FAX (0925) 827693 TLX 628524 TEL (04862) 22121 FAX (0483) 756196 TLX 859103

TEL

