

September 2001

## Features

- Logic Level Gate Drive
- Internal Voltage Clamp
- ESD Gate Protection
- $T_J = 175^{\circ}\text{C}$
- Ignition Energy Capable

## Description

This N-Channel IGBT is a MOS gated, logic level device which is intended to be used as an ignition coil driver in automotive ignition circuits. Unique features include an active voltage clamp between the collector and the gate which provides Self Clamped Inductive Switching (SCIS) capability in ignition circuits. Internal diodes provide ESD protection for the logic level gate. Both a series resistor and a shunt resistor are provided in the gate circuit.


### PACKAGING AVAILABILITY

PART NUMBER	PACKAGE	BRAND
HGTP14N36G3VL	TO-220AB	14N36GVL
HGT1S14N36G3VL	TO-262AA	14N36GVL
HGT1S14N36G3VLS	TO-263AB	14N36GVL

NOTE: When ordering, use the entire part number. To obtain the TO-263AB in tape and reel, drop the S and add the suffix T; i.e., HGT1S14N36G3VLT.


The development type number for this device is TA49021.

## Packages



## Terminal Diagram

### N-CHANNEL ENHANCEMENT MODE



## Absolute Maximum Ratings $T_C = +25^{\circ}\text{C}$ , Unless Otherwise Specified

Collector-Emitter Bkdn Voltage at 10mA	$BV_{CER}$
Emitter-Collector Bkdn Voltage at 10mA	$BV_{ECS}$
Collector Current Continuous at $V_{GE} = 5V$ , $T_C = +25^{\circ}\text{C}$	$I_{C25}$
at $V_{GE} = 5V$ , $T_C = +100^{\circ}\text{C}$	$I_{C100}$
Gate-Emitter Voltage (Note)	$V_{GEM}$
Inductive Switching Current at $L = 2.3\text{mH}$ , $T_C = +25^{\circ}\text{C}$	$I_{SCIS}$
at $L = 2.3\text{mH}$ , $T_C = +175^{\circ}\text{C}$	$I_{SCIS}$
Collector to Emitter Avalanche Energy at $L = 2.3\text{mH}$ , $T_C = +25^{\circ}\text{C}$	$E_{AS}$
Power Dissipation Total at $T_C = +25^{\circ}\text{C}$	$P_D$
Power Dissipation Derating $T_C > +25^{\circ}\text{C}$	
Operating and Storage Junction Temperature Range	$T_J, T_{STG}$
Maximum Lead Temperature for Soldering	$T_L$
Electrostatic Voltage at 100pF, 1500Ω	ESD

**HGTP14N36G3VL,  
HGT1S14N36G3VL,  
HGT1S14N36G3VLS**

	UNITS
390	V
24	V
18	A
14	A
$\pm 10$	V
17	A
12	A
332	mJ
100	W
0.67	W/ $^{\circ}\text{C}$
-40 to +175	$^{\circ}\text{C}$
260	$^{\circ}\text{C}$
6	KV

NOTE: May be exceeded if  $I_{GEM}$  is limited to 10mA.

# Specifications HGTP14N36G3VL, HGT1S14N36G3VL, HGT1S14N36G3VLS

## Electrical Specifications $T_C = +25^{\circ}\text{C}$ , Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS		LIMITS			UNITS
				MIN	TYP	MAX	
Collector-Emitter Breakdown Voltage	BV <sub>CER</sub>	I <sub>C</sub> = 10mA, V <sub>GE</sub> = 0V R <sub>GE</sub> = 1kΩ	T <sub>C</sub> = +175°C	320	355	400	V
			T <sub>C</sub> = +25°C	330	360	390	V
			T <sub>C</sub> = -40°C	320	350	385	V
Gate-Emitter Plateau Voltage	V <sub>GEP</sub>	I <sub>C</sub> = 7A, V <sub>CE</sub> = 12V	T <sub>C</sub> = +25°C	-	2.7	-	V
Gate Charge	Q <sub>G(ON)</sub>	I <sub>C</sub> = 7A, V <sub>CE</sub> = 12V	T <sub>C</sub> = +25°C	-	24	-	nC
Collector-Emitter Clamp Breakdown Voltage	BV <sub>CE(CL)</sub>	I <sub>C</sub> = 7A R <sub>G</sub> = 1000Ω	T <sub>C</sub> = +175°C	350	380	410	V
Emitter-Collector Breakdown Voltage	BV <sub>ECS</sub>	I <sub>C</sub> = 10mA	T <sub>C</sub> = +25°C	24	28	-	V
Collector-Emitter Leakage Current	I <sub>CER</sub>	V <sub>CE</sub> = 250V R <sub>GE</sub> = 1kΩ	T <sub>C</sub> = +25°C	-	-	25	μA
			T <sub>C</sub> = +175°C	-	-	250	μA
Collector-Emitter Saturation Voltage	V <sub>CE(SAT)</sub>	I <sub>C</sub> = 7A V <sub>GE</sub> = 4.5V	T <sub>C</sub> = +25°C	-	1.25	1.45	V
			T <sub>C</sub> = +175°C	-	1.15	1.6	V
		I <sub>C</sub> = 14A V <sub>GE</sub> = 5V	T <sub>C</sub> = +25°C	-	1.6	2.2	V
			T <sub>C</sub> = +175°C	-	1.7	2.9	V
Gate-Emitter Threshold Voltage	V <sub>GE(TH)</sub>	I <sub>C</sub> = 1mA V <sub>CE</sub> = V <sub>GE</sub>	T <sub>C</sub> = +25°C	1.3	1.8	2.2	V
Gate Series Resistance	R <sub>1</sub>		T <sub>C</sub> = +25°C	-	75	-	Ω
Gate-Emitter Resistance	R <sub>2</sub>		T <sub>C</sub> = +25°C	10	20	30	kΩ
Gate-Emitter Leakage Current	I <sub>GES</sub>	V <sub>GE</sub> = ±10V		±330	±500	±1000	μA
Gate-Emitter Breakdown Voltage	BV <sub>GES</sub>	I <sub>GES</sub> = ±2mA		±12	±14	-	V
Current Turn-Off Time-Inductive Load	t <sub>D(OFF)I</sub> + t <sub>F(OFF)I</sub>	I <sub>C</sub> = 7A, R <sub>L</sub> = 28Ω R <sub>G</sub> = 25Ω, L = 550μH, V <sub>CL</sub> = 300V, V <sub>GE</sub> = 5V, T <sub>C</sub> = +175°C		-	7	-	μs
Inductive Use Test	I <sub>SCIS</sub>	L = 2.3mH, V <sub>G</sub> = 5V,	T <sub>C</sub> = +175°C	12	-	-	A
			T <sub>C</sub> = +25°C	17	-	-	A
Thermal Resistance	R <sub>θJC</sub>			-	-	1.5	°C/W

## Typical Performance Curves




FIGURE 1. TRANSFER CHARACTERISTICS




FIGURE 2. SATURATION CHARACTERISTICS




FIGURE 3. COLLECTOR-EMITTER CURRENT AS A FUNCTION OF SATURATION VOLTAGE




FIGURE 4. COLLECTOR-EMITTER CURRENT AS A FUNCTION OF SATURATION VOLTAGE




FIGURE 5. SATURATION VOLTAGE AS A FUNCTION OF JUNCTION TEMPERATURE




FIGURE 6. SATURATION VOLTAGE AS A FUNCTION OF JUNCTION TEMPERATURE

Typical Performance Curves (Continued)




FIGURE 7. COLLECTOR-EMITTER CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 8. NORMALIZED THRESHOLD VOLTAGE AS A FUNCTION OF JUNCTION TEMPERATURE




FIGURE 9. LEAKAGE CURRENT AS A FUNCTION OF JUNCTION TEMPERATURE




FIGURE 10. TURN-OFF TIME AS A FUNCTION OF JUNCTION TEMPERATURE

Typical Performance Curves (Continued)




FIGURE 11. SELF CLAMPED INDUCTIVE SWITCHING CURRENT AS A FUNCTION OF INDUCTANCE




FIGURE 12. SELF CLAMPED INDUCTIVE SWITCHING ENERGY AS A FUNCTION OF INDUCTANCE




FIGURE 13. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE




FIGURE 14. GATE CHARGE WAVEFORMS

## Typical Performance Curves (Continued)




FIGURE 15. NORMALIZED TRANSIENT THERMAL IMPEDANCE, JUNCTION TO CASE




FIGURE 16. BREAKDOWN VOLTAGE AS A FUNCTION OF GATE-EMITTER RESISTANCE

## Test Circuits




FIGURE 17. SELF CLAMPED INDUCTIVE SWITCHING CURRENT TEST CIRCUIT




FIGURE 18. CLAMPED INDUCTIVE SWITCHING TIME TEST CIRCUIT

### **Handling Precautions for IGBT's**

Insulated Gate Bipolar Transistors are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBT's are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBT's can be handled safely if the following basic precautions are taken:

1. Prior to assembly into a circuit, all leads should be kept

shorted together either by the use of metal shorting springs or by the insertion into conductive material such as †"ECCOSORB LD26" or equivalent.

2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means - for example, with a metallic wristband.
3. Tips of soldering irons should be grounded.
4. Devices should never be inserted into or removed from circuits with power on.
5. **Gate Voltage Rating** -The gate-voltage rating of  $V_{GEM}$  may be exceeded if  $I_{GEM}$  is limited to 10mA.

† Trademark Emerson and Cumming, Inc


#### **INTERSIL CORPORATION IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:**

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

# HGTP14N36G3VL, HGT1S14N36G3VL, HGT1S14N36G3VLS

## TO-220AB (Alternate Version)

3 LEAD JEDEC TO-220AB PLASTIC PACKAGE



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.170	0.180	4.32	4.57	-
A <sub>1</sub>	0.048	0.052	1.22	1.32	2, 4
b	0.030	0.034	0.77	0.86	2, 4
b <sub>1</sub>	0.045	0.055	1.15	1.39	2, 4
c	0.018	0.022	0.46	0.55	2, 4
D	0.590	0.610	14.99	15.49	-
E	0.395	0.405	10.04	10.28	-
e	0.100 TYP		2.54 TYP		5
e <sub>1</sub>	0.200 BSC		5.08 BSC		5
H <sub>1</sub>	0.235	0.255	5.97	6.47	-
J <sub>1</sub>	0.095	0.105	2.42	2.66	6
L	0.530	0.550	13.47	13.97	-
L <sub>1</sub>	0.110	0.130	2.80	3.30	3
$\varnothing P$	0.149	0.153	3.79	3.88	-
Q	0.105	0.115	2.66	2.92	-

### NOTES:


- These dimensions are within allowable dimensions of Rev. J of JEDEC TO-220AB outline dated 3-24-87.
- Dimension (without solder).
- Solder finish uncontrolled in this area.
- Add typically 0.002 inches (0.05mm) for solder plating.
- Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
- Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
- Controlling dimension: Inch.
- Revision 3 dated 7-97.



**TO-262AA** 3 LEAD JEDEC TO-262AA PLASTIC PACKAGE

# HGTP14N36G3VL, HGT1S14N36G3VL, HGT1S14N36G3VLS

## TO-263AB SURFACE MOUNT JEDEC TO-263AB PLASTIC PACKAGE




MINIMUM PAD SIZE RECOMMENDED FOR SURFACE-MOUNTED APPLICATIONS

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.170	0.180	4.32	4.57	-
A <sub>1</sub>	0.048	0.052	1.22	1.32	4, 5
b	0.030	0.034	0.77	0.86	4, 5
b <sub>1</sub>	0.045	0.055	1.15	1.39	4, 5
b <sub>2</sub>	0.310	-	7.88	-	2
c	0.018	0.022	0.46	0.55	4, 5
D	0.405	0.425	10.29	10.79	-
E	0.395	0.405	10.04	10.28	-
e	0.100 TYP		2.54 TYP		7
e <sub>1</sub>	0.200 BSC		5.08 BSC		7
H <sub>1</sub>	0.045	0.055	1.15	1.39	-
J <sub>1</sub>	0.095	0.105	2.42	2.66	-
L	0.175	0.195	4.45	4.95	-
L <sub>1</sub>	0.090	0.110	2.29	2.79	4, 6
L <sub>2</sub>	0.050	0.070	1.27	1.77	3
L <sub>3</sub>	0.315	-	8.01	-	2

### NOTES:

1. These dimensions are within allowable dimensions of Rev. C of JEDEC TO-263AB outline dated 2-92.
2. L<sub>3</sub> and b<sub>2</sub> dimensions established a minimum mounting surface for terminal 4.
3. Solder finish uncontrolled in this area.
4. Dimension (without solder).
5. Add typically 0.002 inches (0.05mm) for solder plating.
6. L<sub>1</sub> is the terminal length for soldering.
7. Position of lead to be measured 0.120 inches (3.05mm) from bottom of dimension D.
8. Controlling dimension: Inch.
9. Revision 10 dated 5-99.

## TO-263AB 24mm TAPE AND REEL



### GENERAL INFORMATION

1. 800 PIECES PER REEL.
2. ORDER IN MULTIPLES OF FULL REELS ONLY.
3. MEETS EIA-481 REVISION "A" SPECIFICATIONS.

## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACE <sup>x</sup> <sup>TM</sup>	FAST <sup>®</sup>	OPTOLOGIC <sup>TM</sup>	SMART START <sup>TM</sup>	VCX <sup>TM</sup>
Bottomless <sup>TM</sup>	FAST <sup>r</sup> <sup>TM</sup>	OPTOPLANAR <sup>TM</sup>	STAR*POWER <sup>TM</sup>	
CoolFET <sup>TM</sup>	FRFET <sup>TM</sup>	PACMAN <sup>TM</sup>	Stealth <sup>TM</sup>	
CROSSVOLT <sup>TM</sup>	GlobalOptoisolator <sup>TM</sup>	POP <sup>TM</sup>	SuperSOT <sup>TM</sup> -3	
DenseTrench <sup>TM</sup>	GTO <sup>TM</sup>	Power247 <sup>TM</sup>	SuperSOT <sup>TM</sup> -6	
DOME <sup>TM</sup>	HiSeC <sup>TM</sup>	PowerTrench <sup>®</sup>	SuperSOT <sup>TM</sup> -8	
EcoSPARK <sup>TM</sup>	ISOPLANAR <sup>TM</sup>	QFET <sup>TM</sup>	SyncFET <sup>TM</sup>	
E <sup>2</sup> C MOS <sup>TM</sup>	LittleFET <sup>TM</sup>	QS <sup>TM</sup>	TinyLogic <sup>TM</sup>	
Ensigna <sup>TM</sup>	MicroFET <sup>TM</sup>	QT Optoelectronics <sup>TM</sup>	TruTranslation <sup>TM</sup>	
FACT <sup>TM</sup>	MicroPak <sup>TM</sup>	Quiet Series <sup>TM</sup>	UHC <sup>TM</sup>	
FACT QuietSerie <sup>TM</sup>	MICROWIRE <sup>TM</sup>	SILENT SWITCHER <sup>®</sup>	UltraFET <sup>®</sup>	

STAR\*POWER is used under license

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

### Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.