Switching Regulator for Chopper Type DC/DC Converter

HITACHI

ADE-204-020A (Z) Rev. 1 Dec. 2000

Description

The HA16114P/FP/FPJ and HA16120FP/FPJ are single-channel PWM switching regulator controller ICs suitable for chopper-type DC/DC converters. Integrated totem-pole output circuits enable these ICs to drive the gate of a power MOSFET directly. The output logic of the HA16120 is designed to control a DC/DC step-up (boost) converter using an N-channel power MOS FET. The output logic of the HA16114 is designed to control a DC/DC step-down (buck) converter or inverting converter using a P-channel power MOS FET.

These ICs can operate synchronously with external pulse, a feature that makes them ideal for power supplies that use a primary-control AC/DC converter to convert commercial AC power to DC, then use one or more DC/DC converters on the secondary side to obtain multiple DC outputs. Synchronization is with the falling edge of the 'sync' pulse, which can be the secondary output pulse from a flyback transformer. Synchronization eliminates the beat interference that can arise from different operating frequencies of the AC/DC and DC/DC converters, and reduces harmonic noise. Synchronization with an AC/DC converter using a forward transformer is also possible, by inverting the 'sync' pulse.

Overcurrent protection features include a pulse-by-pulse current limiter that can reduce the width of individual PWM pulses, and an intermittent operating mode controlled by an on-off timer. Unlike the conventional latched shutdown function, the intermittent operating function turns the IC on and off at controlled intervals when pulse-by-pulse current limiting continues for a programmable time. This results in sharp vertical settling characteristics. Output recovers automatically when the overcurrent condition subsides.

Using these ICs, a compact, highly efficient DC/DC converter can be designed easily, with a reduced number of external components.

Functions

- 2.5 V voltage reference
- Sawtooth oscillator (Triangle wave)
- Overcurrent detection
- · External synchronous input
- Totem-pole output
- Undervoltage lockout (UVL)



- Error amplifier
- Vref overvoltage protection (OVP)

Features

- Wide supply voltage range: 3.9 V to 40 V*
- Maximum operating frequency: 600 kHz
- Able to drive a power MOS FET (±1 A maximum peak current) by the built-in totem-pole gate predriver circuit
- Can operate in synchronization with an external pulse signal, or with another controller IC
- Pulse-by-pulse overcurrent limiting (OCL)
- Intermittent operation under continuous overcurrent
- Low quiescent current drain when shut off by grounding the ON/OFF pin

HA16114: $I_{OFF} = 10 \mu A \text{ (max)}$

HA16120: $I_{OFF} = 150 \,\mu\text{A} \,(\text{max})$

- Externally trimmable reference voltage (Vref): ±0.2 V
- Externally adjustable undervoltage lockout points (with respect to V_{IN})
- Stable oscillator frequency
- Soft start and quick shut function


Note: The reference voltage 2.5 V is under the condition of $V_{\rm IN} \ge 4.5$ V.

Ordering Information

Hitachi Control ICs for Chopper-Type DC/DC Converters

	Product	Channel	Control Functions				Overcurrent		
Channels	Number	No.	Step-Up	Step-Down	Inverting	Output Circuits	Protection		
Dual	HA17451	Ch 1	0	О	О	Open collector	SCP with timer (latch)		
		Ch 2	0	0	О				
Single	HA16114	_	_	0	O	Totem pole	Pulse-by-pulse		
	HA16120	_	0	_	_	power MOS FET	current limiter and		
Dual	HA16116	Ch 1	_	0	О	driver	intermittent operation		
		Ch 2	_	0	_		by on/off timer		
	HA16121	Ch 1	_	O	O				
		Ch 2	O	_	_				


Pin Arrangement




Pin Description

Pin No.	Symbol	Function
1	GND	Signal ground
2	SYNC	External sync signal input (synchronized with falling edge)
3	R _T	Oscillator timing resistor connection (bias current control)
4	C _T	Oscillator timing capacitor connection (sawtooth voltage output)
5	IN(-)	Inverting input to error amplifier
6	E/O	Error amplifier output
7	IN(+)	Non-inverting input to error amplifier
8	P.GND	Power ground
9	OUT	Output (pulse output to gate of power MOS FET)
10	V _{IN}	Power supply input
11	CL(-)	Inverting input to current limiter
12	TM	Timer setting for intermittent shutdown when overcurrent is detected (sinks timer transistor current)
13	ON/OFF	IC on/off control (off below approximately 0.7 V)
14	DB	Dead-band duty cycle control input
15	ADJ	Reference voltage (Vref) adjustment input
16	Vref	2.5 V reference voltage output

Block Diagram




Timing Waveforms



Guide to the Functional Description

The description covers the topics indicated below.



Note: 1. P.GND is a high-current (±1 A maximum peak) ground pin connected to the totem-pole output circuit. GND is a low-current ground pin connected to the Vref voltage reference. Both pins must be grounded.

1. Sawtooth Oscillator (Triangle Wave)

1.1 Operation and Frequency Control

The sawtooth wave is a voltage waveform from which the PWM pulses are created (See figure 1). The sawtooth oscillator operates as follows. A constant current I_O determined by an external timing resistor R_T is fed continuously to an external timing capacitor C_T . When the C_T pin voltage exceeds a comparator threshold voltage V_{TH} , the comparator output opens a switching transistor, allowing a $3I_O$ discharge current to flow from C_T . When the C_T pin voltage drops below a threshold voltage V_{TL} , the comparator output closes the switching transistor, stopping the $3I_O$ discharge. Repetition of these operations generates a sawtooth wave.

The value of I_O is 1.1 V/R_T Ω . The I_O current mirror has a limited current capacity, so R_T should be at least 5 k Ω ($I_O \le 220 \,\mu\text{A}$).

Internal resistances R_A , R_B , and R_C set the peak and valley voltages V_{TH} and V_{TL} of the sawtooth waveform at approximately 1.6 V and 1.0 V.

The oscillator frequency f_{OSC} can be calculated as follows.

$$\begin{split} f_{OSC} &= \ \frac{1}{t_1 + t_2 + t_3} \end{split}$$
 Here,
$$t_1 &= \frac{C_T \times (V_H - V_L)}{1.1 \ V/R_T}$$

$$t_2 &= \frac{C_T \times (V_H - V_L)}{3 \times 1.1 \ V/R_T}$$

$$t_3 \approx 0.8 \ \mu s \ (\text{comparator delay time})$$
 Since
$$V_H - V_L = 0.6 \ V$$

$$f_{OSC} \approx \frac{1}{0.73 \times C_T \times R_T + 0.8 \ (\mu s)} \ (\text{Hz})$$

At high frequencies the comparator delay causes the sawtooth wave to overshoot the 1.6 V threshold and undershoot the 1.0 V threshold, and changes the dead-band thresholds accordingly. Select constants by testing under implementation conditions.




Figure 1.1 Equivalent Circuit of Oscillator

1.2 External Synchronization

These ICs have a sync input pin so that they can be synchronized to a primary-control AC/DC converter. Pulses from the secondary winding of the switching transformer should be dropped through a resistor voltage divider to the sync input pin. Synchronization takes place at the falling edge, which is optimal for multiple-output power supplies that synchronize with a flyback AC/DC converter.

The sync input pin (SYNC) is connected internally through a synchronizing circuit to the sawtooth oscillator to synchronize the sawtooth waveform (see figure 1.2).

- Synchronization is with the falling edge of the external sync signal.
- The frequency of the external sync signal must be in the range $f_{OSC} < f_{\overline{SYNC}} < f_{OSC} \times 2$.
- The duty cycle of the external sync signal must be in the range $5\% < t_1/t_2 < 50\%$ ($t_1 = 300$ ns Min).
- With external synchronization, V_{TH} can be calculated as follows.

$$V_{TH}' = (V_{TH} - V_{TL}) \times \frac{f_{OSC}}{f_{\overline{SYNC}}} + V_{TL}$$

Note: When not using external synchronization, connect the $\overline{\text{SYNC}}$ pin to the Vref pin.




Figure 1.2 External Synchronization

2. DC/DC Output Voltage Setting and Error Amplifier Usage

2.1 DC/DC Output Voltage Setting

(1) Positive Output Voltage (V_O > Vref)




Figure 2.1 Output Voltage Setting (1)

(2) Negative Output Voltage (V_O < 0 V)




Figure 2.2 Output Voltage Setting (2)

2.2 Error Amplifier Usage

Figure 2.3 shows an equivalent circuit of the error amplifier. The error amplifier in these ICs is a simple NPN-transistor differential amplifier with a constant-current-driven output circuit.

The amplifier combines a wide bandwidth ($f_T = 4 \text{ MHz}$) with a low open-loop gain (50 dB Typ), allowing stable feedback to be applied when the power supply is designed. Phase compensation is also easy.




Figure 2.3 Error Amplifier Equivalent Circuit

3. Dead-Band Duty Cycle and Soft-Start Settings

3.1 Dead-Band Duty Cycle Setting

The dead-band duty cycle (the maximum duty cycle of the PWM pulse output) can be programmed by the voltage V_{DB} at the DB pin. A convenient way to obtain V_{DB} is to divide the IC's Vref output by two external resistors. The dead-band duty cycle (DB) and V_{DB} can be calculated as follows.

$$\begin{split} DB = & \frac{V_{TH} - V_{DB}}{V_{TH} - V_{TL}} \times 100 \; (\%) \; \cdots \quad \text{This applies when $V_{DB} > V_{TL}$.} \\ & \text{If $V_{DB} < V_{TL}$, there is no PWM output.} \\ V_{DB} = & \text{Vref} \times \frac{R_2}{R_1 + R_2} \end{split}$$

Note: V_{DB} is the voltage at the DB pin.

 V_{TH} : 1.6 V (Typ) V_{TL} : 1.0 V (Typ)

Vref is typically 2.5 V. Select R_1 and R_2 so that $1.0 \text{ V} \le V_{DB} \le 1.6 \text{ V}$.




Figure 3.1 Dead-Band Duty Cycle Setting

3.2 Soft-Start Setting

Soft-start avoids overshoot at power-up by widening the PWM output pulses gradually, so that the converted DC output rises slowly. Soft-start is programmed by connecting a capacitor between the DB pin and ground. The soft-start time is determined by the time constant of this capacitor and the resistors that set the voltage at the DB pin.

$$\begin{aligned} t_{soft} &= -C_1 \times R \times ln \ (1 - \frac{V_X}{V_{DB}}) \\ R &= \frac{R_1 \times R_2}{R_1 + R_2} \\ V_{DB} &= Vref \times \frac{R_2}{R_1 + R_2} \end{aligned}$$

Note: V_X is the voltage at the DB pin after time t ($V_X < V_{DB}$).




Figure 3.2 Soft-Start Setting

3.3 Quick Shutdown

The quick shutdown function resets the voltages at all pins when the IC is turned off, to assure that PWM pulse output stops quickly. Since the UVL pull-down resistor in the IC remains on even when the IC is turned off, the sawtooth wave output, error amplifier output, and DB pin are all reset to low voltage.

This feature helps in particular to discharge capacitor C_1 in figure 3.2, which has a comparatively large capacitance. In intermittent mode (explained on a separate page), this feature enables the IC to soft-start in each on-off cycle.

4. PWM Output Circuit and Power MOSFET Driving Method

These ICs have built-in totem-pole push-pull drive circuits that can drive a power MOS FET as shown in figure 4.1. The power MOS FET can be driven directly through a gate protection resistor.

If V_{IN} exceeds the gate breakdown voltage of the power MOS FET additional protective measures should be taken, e.g. by adding Zener diodes as shown in figure 4.2.

To drive a bipolar power transistor, the base should be protected by voltage and current dividing resistors as shown in figure 4.3.




Figure 4.1 Connection of Output Stage to Power MOS FET




Figure 4.2 Gate Protection by Zener Diodes




Figure 4.3 Driving a Bipolar Power Transistor

5. Voltage Reference (Vref = 2.5 V)

5.1 Voltage Reference

A bandgap reference built into the IC (see figure 5.1) outputs 2.5 V \pm 50 mV. The sawtooth oscillator, PWM comparator, latch, and other internal circuits are powered by this 2.5 V and an internally-generated voltage of approximately 3.2 V.

The voltage reference section shut downs when the IC is turned off at the ON/OFF pin as described later, saving current when the IC is not used and when it operates in intermittent mode during overcurrent.




Figure 5.1 Vref Reference Circuit

5.2 Trimming the Reference Voltage (Vref and ADJ pins)

Figure 5.2 shows a simplified circuit equivalent to figure 5.1. The ADJ pin in this circuit is provided for trimming the reference voltage (Vref). The output at the ADJ pin is a voltage V_{ADJ} of 1.25 V (Typ) generated by the bandgap circuit. Vref is determined by V_{ADJ} and the ratio of internal resistors R_1 and R_2 as follows:

$$Vref = V_{ADJ} \times \frac{R_1 + R_2}{R_2}$$

The design values of R_1 and R_2 are 25 k Ω with a tolerance of $\pm 25\%$.

If trimming is not performed, the ADJ pin open can be left open.




Figure 5.2 Simplified Diagram of Voltage Reference Circuit

The relation between Vref and the ADJ pin enables Vref to be trimmed by inserting one external resistor (R_3) between the Vref and ADJ pins and another (R_4) between the ADJ pin and ground, to change the resistance ratio. Vref is then determined by the combined resistance ratio of the internal R_1 and R_2 and external R_3 and R_4 .

$$Vref = V_{ADJ} \times \frac{R_A + R_B}{R_B}$$

Where, R_A : parallel resistance of R_1 and R_3 R_B : parallel resistance of R_2 and R_4

Although Vref can be trimmed by R_3 or R_4 alone, to decrease the temperature dependence of Vref it is better to use two resistors having identical temperature coefficients. Vref can be trimmed in the range of 2.5 V \pm 0.2 V. Outside this range, the bandgap circuit will not operate and the IC may shut down.




Figure 5.3 Trimming of Reference Voltage

5.3 Vref Undervoltage Lockout and Overvoltage Protection

The undervoltage lockout (UVL) function turns off PWM pulse output when the input voltage (V_{IN}) is low. In these ICs, this is done by monitoring the Vref voltage, which normally stays constant at approximately 2.5 V. The UVL circuit operates with hysteresis: it shuts PWM output off when Vref falls below 1.7 V, and turns PWM output back on when Vref rises above 2.0 V. Undervoltage lockout also provides protection in the event that Vref is shorted to ground.

The overvoltage protection circuit shuts PWM output off when Vref goes above 6.8 V. This provides protection in case the Vref pin is shorted to V_{IN} or another high-voltage source.




Figure 5.4 Vref Undervoltage Lockout and Overvoltage Protection

UVL Voltage	Vref (V typ)	V _{IN} (V typ)	Description
V _H	2.0 V	3.6 V	V _{IN} increasing: UVL releases; PWM output starts
V _L	1.7 V	3.3 V	V _{IN} decreasing: undervoltage lockout; PWM output stops

6. Usage of ON/OFF Pin

This pin is used for the following purposes:

- To shut down the IC while its input power remains on (power management)
- To externally alter the UVL release voltage
- With the timer (TM) pin, to operate in intermittent mode during overcurrent (see next section)

6.1 Shutdown by ON/OFF Pin Control

The IC can be shut down safely by bringing the voltage at the ON/ \overline{OFF} pin below about 0.7 V (the internal VBE value). This feature can be used in power supply systems to save power. When shut down, the HA16114 draws a maximum current (I_{OFF}) of 10 μ A, while the HA16120 draws a maximum 150 μ A. The ON/ \overline{OFF} pin sinks 290 μ A (Typ) at 5 V, so it can be driven by TTL and other logic ICs. If intermittent mode will also be employed, use a logic IC with an open-collector or open-drain output.




Figure 6.1 Shutdown by ON/OFF Pin Control

6.2 Adjustment of UVL Voltages (when not using intermittent mode)

These ICs permit external adjustment of the undervoltage lockout voltages. The adjustment is made by changing the undervoltage lockout thresholds V_{TH} and V_{TL} relative to V_{IN} , using the relationships shown in the accompanying diagrams.

When the IC is powered up, transistor Q_3 is off, so V_{ON} is $2V_{BE}$, or about 1.4 V. Connection of resistors R_C and R_D in the diagram makes undervoltage lockout release at:

$$V_{IN} = 1.4 \text{ V} \times \frac{R_C + R_D}{R_D}$$

This V_{IN} is the supply voltage at which undervoltage lockout is released. At the release point Vref is still below 2.5 V. To obtain Vref = 2.5 V, V_{IN} must be at least about 4.3 V.

Since $V_{ON/\overline{OFF}}$ operates in relation to the base-emitter voltage of internal transistors, V_{ON} has a temperature coefficient of approximately -4 mV/ $^{\circ}$ C. Keep this in mind when designing the power supply unit.

When undervoltage lockout and intermittent mode are both used, the intermittent-mode time constant is shortened, so the constants of external components may have to be altered.




Figure 6.2 Adjustment of UVL Voltages

7. Timing of Intermittent Mode during Overcurrent

7.1 Principle of Operation

These ICs provide pulse-by-pulse overcurrent protection by sensing the current during each pulse and shutting off the pulse if overcurrent is detected. In addition, the TM and ON/OFF pins can be used to operate the IC in intermittent mode if the overcurrent state continues. A power supply with sharp settling characteristics can be designed in this way.

Intermittent mode operates by making use of the hysteresis of the ON/ \overline{OFF} pin threshold voltages V_{ON} and V_{OFF} ($V_{ON} - V_{OFF} = V_{BE}$). The timing can be programmed as explained below.

When not using intermittent mode, leave the TM pin open, and pull the ON/\overline{OFF} pin up to V_{ON} or higher. The V_{BE} is base emitter voltage of internal transistors.




Figure 7.1 Connection Diagram (example)

7.2 Intermittent Mode Timing Diagram $(V_{ON/\overline{OFF}} \text{ only})$




Figure 7.2 Intermittent Mode Timing Diagram (V_{ON/OFF} only)

7.3 Calculation of Intermittent Mode Timing

Intermittent mode timing is calculated as follows.

(1) T_{ON} (time until the IC shuts off when continuous overcurrent occurs)

$$\begin{split} T_{ON} &= C_{ON/\overline{OFF}} \times R_B \times In\left(\frac{2V_{BE}}{V_{BE}}\right) \times \left(\frac{1}{1 - On \ duty^*}\right) \\ &= C_{ON/\overline{OFF}} \times R_B \times In2 \times \left(\frac{1}{1 - On \ duty^*}\right) \\ &\approx 0.69 \times C_{ON/\overline{OFF}} \times R_B \times \left(\frac{1}{1 - On \ duty^*}\right) \end{split}$$

(2) $T_{\mbox{\tiny OFF}}$ (time from when the IC shuts off until it next turns on)

$$\begin{split} T_{OFF} &= C_{ON/\overline{OFF}} \times (R_A + R_B) \times In \left(\frac{V_{IN} - V_{BE}}{V_{IN} - 2V_{BE}} \right) \\ Where \ \ V_{BF} &\approx 0.7 \ V \end{split}$$

The greater the overload, the sooner the pulse-by-pulse current limiter operates, the smaller t_{ON} becomes, and from the first equation (1) above, the smaller T_{ON} becomes. From the second equation (2), T_{OFF} depends on V_{IN} . Note that with the connections shown in the diagram, when V_{IN} is switched on the IC does not turn on until T_{OFF} has elapsed.




Figure 7.3

7.4 Examples of Intermittent Mode Timing (calculated values)




Figure 7.4 Examples of Intermittent Mode Timing (1)




Figure 7.5 Examples of Intermittent Mode Timing (2)




Figure 7.6

8. Setting the Overcurrent Detection Threshold

The voltage drop V_{TH} at which overcurrent is detected in these ICs is typically 0.2 V. The bias current is typically 200 μ A. The power MOS FET peak current value before the current limiter goes into operation is given as follows.

$$I_D = \frac{V_{TH} - (R_F + R_{CS}) \times I_{BCL}}{R_{CS}}$$

Where, $V_{TH} = V_{IN} - V_{CL} = 0.2 \text{ V}$, V_{CL} is a voltage referred on GND.

Note that R_F and C_F form a low-pass filter with a cutoff frequency determined by their RC time constant. This filter prevents incorrect operation due to current spikes when the power MOS FET is switched on or off.




Figure 8.1 Example for Step-Down Use

With the values shown in the diagram, the peak current is:

$$I_D = \frac{0.2 \; V - (240 \; \Omega + 0.05 \; \Omega) \times 200 \; \mu A}{0.05 \; \Omega} \; = 3.04 \; A$$

The filter cutoff frequency is calculated as follows:

$$f_C = \frac{1}{2\pi \, C_F \, R_F} = \frac{1}{6.28 \times 1800 \, pF \times 240 \, \Omega} = 370 \; kHz$$


Absolute Maximum Ratings $(Ta = 25^{\circ}C)$

		Railing			
Item	Symbol	HA16114P/FP, HA16120FP	HA16114PJ/FPJ, HA16120FPJ	Unit	
Supply voltage	V _{IN}	40	40	V	
Output current (DC)	Io	±0.1	±0.1	А	
Output current (peak)	I _o peak	±1.0	±1.0	А	
Current limiter input voltage	V _{CL}	V _{IN}	V _{IN}	V	
Error amplifier input voltage	V _{IEA}	V _{IN}	V _{IN}	V	
E/O input voltage	V _{IE/O}	Vref	Vref	V	
RT source current	I _{RT}	500	500	μΑ	
TM sink current	I _{TM}	3	3	mA	
SYNC voltage	V _{SYNC}	Vref	Vref	V	
SYNC current	I _{SYNC}	±250	±250	μΑ	
Power dissipation	P _T	680*1, *2	680*1, *2	mW	
Operating temperature	Topr	-20 to +85	-40 to +85	°C	
Junction temperature	TjMax	125	125	°C	
Storage temperature	Tstg	-55 to +125	-55 to +125	°C	

Rating

Note: 1. This value is for an SOP package (FP) and is based on actual measurements on a $40 \times 40 \times 1.6$ mm glass epoxy circuit board. With a 10% wiring density, this value is permissible up to Ta = 45° C and should be derated by 8.3 mW/°C at higher temperatures. With a 30% wiring density, this value is permissible up to Ta = 64° C and should be derated by 11.1 mW/°C at higher temperatures.


For the DILP package.
 This value applies up to Ta = 45°C; at temperatures above this, 8.3 mW/°C derating should be applied.



Electrical Characteristics (Ta = 25 °C, V_{IN} = 12 V, f_{OSC} = 100 kHz)

Item		Symbol	Min	Тур	Max	Unit	Test Conditions	Notes
Voltage	Output voltage	Vref	2.45	2.50	2.55	V	I _o = 1 mA	
reference	Line regulation	Line	_	2	60	mV	$4.5~V \leq V_{IN} \leq 40V$	1
section	Load regulation	Load	_	30	60	mV	$0 \le I_{O} \le 10 \text{ mA}$	
	Short-circuit output current	I _{os}	10	24	_	mA	Vref = 0 V	
	Vref overvoltage protection threshold	Vrovp	6.2	6.8	7.4	V		
	Temperature stability of output voltage	∆Vref/∆Ta	_	100	_	ppm/°C		
	Vref adjustment voltage	V_{ADJ}	1.225	1.25	1.275	V		
Sawtooth	Maximum frequency	fmax	600	_	_	kHz		
oscillator	Minimum frequency	fmin	_	_	1	Hz		
section	Frequency stability	$\Delta f/f_{01}$	_	±1	±3	%	$4.5~\textrm{V} \leq \textrm{V}_{\textrm{IN}} \leq 40~\textrm{V}$	
	with input voltage						$(f_{01} = (fmax + fmin)/2)$	
	Frequency stability with temperature	$\Delta f/f_{02}$	_	±5	_	%	-20 °C \leq Ta \leq 85°C (f ₀₂ = (fmax + fmin)/2)	
	Oscillator frequency	f _{osc}	90	100	110	kHz	$R_T = 10 \text{ k}\Omega$ $C_T = 1300 \text{ pF}$	
Dead-band adjustment	Low level threshold voltage	V_{TL}	0.9	1.0	1.1	V	Output duty cycle: 0% on	
section	High level threshold	V_{TH}	1.5	1.6	1.7	V	Output duty cycle:	
	voltage						100% on	
	Threshold difference	ΔV_{TH}	0.5	0.6	0.7	V	$\Delta V_{TH} = V_{TH} - V_{TL}$	
	Output source current	Isource	170	250	330	μΑ	DB pin: 0 V	
PWM comparator	Low level threshold voltage	V _{TL}	0.9	1.0	1.1	V	Output duty cycle: 0% on	
section	High level threshold voltage	V _{TH}	1.5	1.6	1.7	V	Output duty cycle: 100% on	
	Threshold difference	ΔV_{TH}	0.5	0.6	0.7	V	$\Delta V_{TH} = V_{TH} - V_{TL}$	

Note: 1. Resistors connected to ON/OFF pin:



Electrical Characteristics (Ta = 25°C, V_{IN} = 12 V, f_{OSC} = 100 kHz) (cont)

Item		Symbol	Min	Тур	Max	Unit	Test Conditions	Notes
Error	Input offset voltage	V _{IO}	_	2	10	mV		
amplifier	Input bias current	I _B	_	0.5	2.0	μΑ		
section	Output sink current	I _{Osink}	28	40	52	μΑ	$V_0 = 2.5 \text{ V}$	
	Output source current	Osource	28	40	52	μΑ	V _o = 1.0 V	
	Common-mode input voltage range	V_{CM}	1.1	_	3.7	V		
	Voltage gain	A_{V}	40	50	_	dB	f = 10 kHz	
	Unity gain bandwidth	BW	_	4	_	MHz		
	High level output voltage	V _{OH}	3.5	4.0	_	V	Ι _ο = 10 μΑ	
	Low level output voltage	V _{OL}	_	0.2	0.5	V	Ι _ο = 10 μΑ	
Overcurrent	Threshold voltage	V_{TH}	V _{IN} -0.22	V_{IN} -0.2	V _{IN} -0.18	V		_
detection	CL(-) bias current	I _{BCL(-)}	140	200	260	μΑ	$CL(-) = V_{IN}$	
section	Turn-off time	t_{OFF}	_	200	300	ns		1
				500	600			2
UVL section	Vref high level threshold voltage	V_{TH}	1.7	2.0	2.3	V		
	Vref low level threshold voltage	V_{TL}	1.4	1.7	2.0	V		
	Threshold difference	$\Delta_{ m VTH}$	0.1	0.3	0.5	V	$\Delta V_{TH} = V_{TH} - V_{TL}$	
	VIN high level threshold voltage	V_{INH}	3.3	3.6	3.9	V		
	VIN low level threshold voltage	V _{INL}	3.0	3.3	3.6	V		

Notes: 1. HA16114 only.

2. HA16120 only.


Electrical Characteristics (Ta = 25° C, V_{IN} = 12 V, f_{OSC} = 100 kHz) (cont)

Item							Test Conditions	
		Symbol	Min	Тур	Max	Unit		Notes
Output	Output low voltage	V_{OL}	_	0.9	1.5	V	$I_{Osink} = 10 \text{ mA}$	
stage	Output high voltage	V_{OH1}	$V_{IN} - 2.2$	V _{IN} -1.6	_	V	I _{Osource} = 10 mA	
	High voltage when off	V_{OH2}	V _{IN} -2.2	V _{IN} -1.6	_	V	I _{Osource} = 1 mA ON/OFF pin: 0 V	1
	Low voltage when off	V _{OL2}	_	0.9	1.5	V	$I_{Osink} = 1 \text{ mA}$ ON/OFF pin: 0 V	2
	Rise time	t _r	_	50	200	ns	C _L = 1000 pF	
	Fall time	t _f	_	50	200	ns	C _L = 1000 pF	
External sync	SYNC source current	ISYNC	120	180	240	μΑ	SYNC pin: 0 V	
section	Sync input frequency range	f _{SYNC}	f _{osc}	_	$f_{\rm OSC} \times 2$	kHz		
	External sync initiation voltage	$V_{\overline{SYNC}}$	Vref -1.0	_	Vref -0.5	V		
	Minimum pulse width of sync input	PWmin	300	_	_	ns		
	Input sync pulse duty cycle	PW	5	_	50	%		3
On/off section	ON/OFF sink current 1	I _{ON/OFF 1}	60	90	120	μΑ	ON/OFF pin: 3 V	
	ON/OFF sink current 2	I _{ON/OFF 2}	220	290	380	μΑ	ON/OFF pin: 5 V	
	IC on threshold	V_{ON}	1.1	1.4	1.7	V		
	IC off threshold	V_{OFF}	0.4	0.7	1.0	V		
	ON/OFF threshold difference	$\Delta V_{\text{ON/\overline{OFF}}}$	0.5	0.7	0.9	V		
Total	Operating current	I _{IN}	6.0	8.5	11.0	mA	C _L = 1000 pF	
device	Quiescent current	I _{OFF}	0	_	10	μΑ	ON/OFF pin: 0 V	1
			_	120	150	μΑ	ON/OFF pin: 0 V	2


Notes: 1. HA16114 only.


2. HA16120 only.


3. $PW = t_1 / t_2 \times 100$





Characteristic Curves


















Note: The on-duty of the HA16114 is the proportion of one cycle during which output is low.



Note: The on-duty of the HA16120 is the proportion of one cycle during which output is high.









Application Examples (1)

 $R:\Omega$






Specific tips for high efficiency (see the numbers in the diagram)

- ① Use a switching element (power MOS FET) with low on-resistance.
- ② Use an inductor with low DC resistance.
- 3 Use a Schottky barrier diode (SBD) with low V_F.
- 4 Use a low-ESR capacitor designed for switching power supplies.
- ⑤ Noise countermeasures:
 - (5A) Separate the power ground from the small-signal ground, and connect both at one point.
 - (5B) Add noise-absorbing capacitors.
 - (5C) Ground the bottom of the package with a ground strip.
 - (5D) Make the output-to-gate wiring as short as possible.

Application Examples (2)

- External Synchronization with Primary-Control AC/DC Converter
 - (1) Combination with a flyback AC/DC converter (simplified schematic)




This is one example of a circuit that uses the features of the HA16114/120 by operating in synchronization with a flyback AC/DC converter. Note the following design points concerning the circuit from the secondary side of the transformer to the SYNC pin of the HA16114/120.

- Diode D prevents reverse current. Always insert a diode here. Use a general-purpose switching diode.
- Resistors R₁ and R₂ form a voltage divider to ensure that the input voltage swing at the SYNC pin does not exceed Vref (2.5 V). To maintain operating speed, R₁ + R₂ should not exceed 10 kΩ.

Application Examples (3)


- External Synchronization with Primary-Control AC/DC Converter (cont.)
 - (2) Combination with a forward AC/DC converter (simplified schematic)



This circuit illustrates the combination of the HA16114/120 with a forward AC/DC converter. The HA16114/120 synchronizes with the falling edge of the external sync signal, so with a forward transformer, the sync pulses must be inverted. In the diagram, this is done by an external circuit consisting of the following components:


- Q: Transistor for inverting the pulses. Use a small-signal transistor.
- R₁ and R₂: These resistors form a voltage divider for driving the base of transistor Q. R₂ also provides
 a path for base discharge, so that the transistor can turn off quickly.
- R₃: Load resistor for transistor Q.
- ZD: Zener diode for protecting the SYNC pin.

Overall Waveform Timing Diagram (for Application Example (1))




Application Examples (4) (Some Pointers on Use)


1. Inductor, Power MOS FET, and Diode Connections




2. Turning Output On and Off while the IC is On



Package Dimensions





Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

IITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL NorthAmerica Europe Asia Japan

http://semiconductor.hitachi.com/ http://www.hitachi-eu.com/hel/ecg http://sicapac.hitachi-asia.com http://www.hitachi.co.jp/Sicd/indx.htm

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose,CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223

Hitachi Europe GmbH Electronic Components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany

Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road

Maidenhead Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 585160

Hitachi Asia Ltd. Hitachi Tower 16 Collyer Quay #20-00, Singapore 049318 Tel: <65>-538-6533/538-8577 Fax: <65>-538-6933/538-3877 URL: http://www.hitachi.com.sg

Hitachi Asia I td (Taipei Branch Office) 4/F, No. 167, Tun Hwa North Road, Hung-Kuo Building.

Taipei (105), Taiwan Tel: <886>-(2)-2718-3666 Fax: <886>-(2)-2718-8180 Telex: 23222 HAS-TP

URL: http://www.hitachi.com.tw

URL: http://www.hitachi.com.hk

Hitachi Asia (Hong Kong) Ltd.

7/F., North Tower,

Hong Kong

World Finance Centre,

Harbour City, Canton Road

Tsim Sha Tsui, Kowloon,

Tel: <852>-(2)-735-9218

Fax: <852>-(2)-730-0281

Group III (Electronic Components)

Copyright @ Hitachi, Ltd., 2000. All rights reserved. Printed in Japan. Colophon 2.0