

# CY62168EV30 MoBL<sup>®</sup> 16-Mbit (2 M × 8) Static RAM

#### Features

- Very high speed: 45 ns
- Wide voltage range: 2.20 V to 3.60 V
- Ultra low standby power
   Typical standby current: 1.5 µA
   Maximum standby current: 12 µA
- Ultra low active power
   Typical active current: 2.2 mA at f = 1 MHz
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{OE}$  features
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Offered in Pb-free 48-ball FBGA package. For Pb-free 48-pin TSOP I package, refer to CY62167EV30 datasheet.

#### **Functional Description**

The CY62168EV30 is a high performance CMOS static RAM organized as 2 M words by 8-bits. This device features advanced circuit design to provide an ultra low active current. This is ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an


# Logic Block Diagram

automatic power-down feature that significantly reduces power consumption by 90% when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected (Chip Enable 1 (CE<sub>1</sub>) HIGH or Chip Enable 2 (CE<sub>2</sub>) LOW). The input and output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high impedance state when: the device is deselected (Chip Enable 1 (CE<sub>1</sub>) HIGH or Chip Enable 2 (CE<sub>2</sub>) LOW), outputs are disabled (OE HIGH), or a write operation is in progress (Chip Enable 1 (CE<sub>1</sub>) LOW and Chip Enable 2 (CE<sub>2</sub>) HIGH and WE LOW).

Write to the device by taking Chip Enable 1 ( $\overline{CE}_1$ ) LOW and Chip Enable 2 ( $CE_2$ ) HIGH and the Write Enable (WE) input LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>20</sub>).

Read from the device by taking Chip Enable 1 ( $\overline{CE}_1$ ) and Output Enable ( $\overline{OE}$ ) LOW and Chip Enable 2 ( $CE_2$ ) HIGH while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input and output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high impedance state when the device is deselected ( $\overline{CE}_1$ HIGH or CE<sub>2</sub> LOW), the outp<u>uts</u> are disabled ( $\overline{OE}$  HIGH), or a write operation is in progress ( $\overline{CE}_1$  LOW and CE<sub>2</sub> HIGH and WE LOW). See the Truth Table on page 11 for a complete description of read and write modes.



198 Champion Court

٠

San Jose, CA 95134-1709 • 408-943-2600 Revised June 10, 2011



# $CY62168EV30 MoBL^{®}$

# Contents

Pin Configuration	3
Product Portfolio	3
Maximum Ratings	4
Operating Range	4
DC Electrical Characteristics	
Capacitance	5
Thermal Resistance	5
AC Test Loads and Waveforms	5
Data Retention Characteristics	
Data Retention Waveform	6
Switching Characteristics	
Switching Waveforms	


Truth Table	11
Ordering Information	12
Ordering Code Definitions	12
Package Diagram	
Acronyms	
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	
Products	16
PSoC Solutions	16





### **Pin Configuration**

Figure 1. 48-ball FBGA Top View<sup>[1]</sup>



#### **Product Portfolio**

							Power Di	ssipation		
Product	V	<sub>CC</sub> Range (	V)	Speed		Operating	g I <sub>CC</sub> (mA)		Standby	L (11 <b>A</b> )
FIGULE			(ns) $f = 1 \text{ MHz}$ $f = f_{\text{max}}$		Standby I <sub>SB2</sub> (μΑ)					
	Min	<b>Typ</b> <sup>[2]</sup>	Max		<b>Typ</b> <sup>[2]</sup>	Max	<b>Typ</b> <sup>[2]</sup>	Max	<b>Typ</b> <sup>[2]</sup>	Max
CY62168EV30LL	2.2	3.0	3.6	45	2.2	4.0	25	30	1.5	12

#### Notes

1. NC pins are not connected on the die. 2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25$  °C.



#### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature65 °C to +150	) °C
Ambient temperature with power applied55 °C to +125	5 °C
Supply voltage to ground potential0.3 V to V <sub>CC(max)</sub> + 0	.3 V
DC voltage applied to outputs in high Z state $^{[3,\ 4]}$ 0.3 V to V_{CC(max)} + 0	.3 V

DC input voltage <sup>[3, 4]</sup>	–0.3 V to V <sub>CC</sub> (max) + 0.3 V
Output current into outputs (LOW	)
Static discharge voltage (MIL-STD-883, method 3015)	> 2001 V
Latch-up current	> 200 mA

**Operating Range** 

Range	Ambient Temperature (T <sub>A</sub> ) <sup>[5]</sup>	<b>V<sub>CC</sub></b> <sup>[6]</sup>		
Industrial	–40 °C to +85 °C	2.2 V to 3.6 V		

# **DC Electrical Characteristics**

Over the operating range

Deverseter	Description	Test C		CY	′62168EV30	-45	Unit
Parameter	Description	Test Co	Test Conditions		<b>Typ</b> <sup>[7]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	2.2 <u>≤</u> V <sub>CC</sub> <u>≤</u> 2.7	I <sub>OH</sub> = -0.1 mA	2.0	-	-	V
		2.7 <u>&lt;</u> V <sub>CC</sub> <u>&lt;</u> 3.6	I <sub>OH</sub> = -1.0 mA	2.4	-	-	
V <sub>OL</sub>	Output LOW voltage	$2.2 \leq V_{CC} \leq 2.7$	I <sub>OL</sub> = 0.1 mA	-	-	0.4	V
		2.7 <u>≤</u> V <sub>CC</sub> <u>≤</u> 3.6	I <sub>OH</sub> = 2.1 mA	-	-	0.4	v
V <sub>IH</sub>	Input HIGH voltage	2.2 <u>≤</u> V <sub>CC</sub> <u>≤</u> 2.7		1.8	-	V <sub>CC</sub> + 0.3	V
		2.7 <u>&lt;</u> V <sub>CC</sub> <u>&lt;</u> 3.6		2.2	-	V <sub>CC</sub> + 0.3	v
V <sub>IL</sub>	Input LOW voltage	2.2 <u>≤</u> V <sub>CC</sub> <u>≤</u> 2.7		-0.3	-	0.6	V
		2.7 <u>&lt;</u> V <sub>CC</sub> <u>&lt;</u> 3.6		-0.3	-	0.8	v
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_{CC}$		-1	-	+1	μA
I <sub>OZ</sub>	Output leakage current	$GND \leq V_O \leq V_{CC}$ ,	Output disabled	–1	-	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$f = f_{MAX} = 1/t_{RC}$	V <sub>CC</sub> = 3.6 V,	-	25	30	mA
		f = 1 MHz	I <sub>OUT</sub> = 0 mA, CMOS level	-	2.2	4.0	
I <sub>SB1</sub> <sup>[8]</sup>	Automatic CE power-down current – CMOS inputs	$\label{eq:constraint} \begin{split} \overline{CE}_1 &\geq V_{CC} - 0.2 \ V_{IN} &\geq V_{CC} - 0.2 \ V_{f} &= f_{MAX} \ (address \\ f &= 0 \ (\overline{OE}, \ \overline{WE}) \end{split}$	/, V <sub>IN</sub> <u>&lt;</u> 0.2 V,	_	1.5	12	μA
I <sub>SB2</sub> <sup>[8]</sup>	Automatic CE power-down current – CMOS inputs	$\frac{\overline{CE}_{1} \ge V_{CC} - 0.2}{V_{IN} \ge V_{CC} - 0.2} V_{CC} = 3.6 V$	V or $CE_2 \le 0.2$ V, or $V_{IN} \le 0.2$ V, f = 0,	_	1.5	12	μA

#### Notes

- Notes
  V<sub>IL</sub>(min) = -0.2 V for pulse durations less than 20 ns.
  V<sub>IL</sub>(max) = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
  T<sub>A</sub> is the "Instant-On" case temperature.
  Full device AC operation assumes a 100 µs ramp time from 0 to V<sub>CC</sub>(min) and 200 µs wait time after V<sub>CC</sub> stabilization.
  Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC</sub>(typ), T<sub>A</sub> = 25 °C.
  Chip enables (CE<sub>1</sub> and CE<sub>2</sub>) must be at CMOS level to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



### Capacitance


Parameter <sup>[9]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	8	pF
C <sub>OUT</sub>	Output capacitance		10	pF

#### **Thermal Resistance**

Parameter <sup>[9]</sup>	Description	Test Conditions	48-ball FBGA	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	55	°C/W
ΘJC	Thermal resistance (junction to case)		16	°C/W

# AC Test Loads and Waveforms





Parameters	2.5 V (2.2 V to 2.7 V)	3.0 V (2.7 V to 3.6 V)	Unit
R1	16600	1103	Ω
R2	15400	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.2	1.75	V




### **Data Retention Characteristics**

#### Over the Operating Range

Parameter	Description	Conditions	Min	<b>Typ</b> <sup>[10]</sup>	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention		1.5	-	3.6	V
I <sub>CCDR</sub> <sup>[11]</sup>	Data retention current		-	-	10	μA
t <sub>CDR</sub> <sup>[12]</sup>	Chip deselect to data retention time		0	-	-	ns
t <sub>R</sub> <sup>[13]</sup>	Operation recovery time		45	_	-	ns

#### **Data Retention Waveform**





#### Notes

10. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC}(typ)$ ,  $T_A = 25 \,^{\circ}C$ . 11. Chip enables ( $\overline{CE}_1$  and  $CE_2$ ) must be at CMOS level to meet the  $I_{SB1} / I_{SB2} / I_{CCDR}$  spec. Other inputs can be left floating. 12. Tested initially and after any design or process changes that may affect these parameters. 13. Full Device AC operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC}(min) \ge 100 \,\mu$ s or stable at  $V_{CC}(min) \ge 100 \,\mu$ s.



# **Switching Characteristics**

Over the Operating Range

Parameter [14]	Description	45	Unit	
Parameter	Description	Min	Max	Unit
Read Cycle				<u>.</u>
t <sub>RC</sub>	Read cycle time	45	_	ns
t <sub>AA</sub>	Address to data valid	-	45	ns
t <sub>OHA</sub>	Data hold from address change	10	-	ns
t <sub>ACE</sub>	$\overline{CE}_1$ LOW and $CE_2$ HIGH to data valid	-	45	ns
t <sub>DOE</sub>	OE LOW to data valid	_	22	ns
t <sub>LZOE</sub>	OE LOW to low Z <sup>[15]</sup>	5	_	ns
t <sub>HZOE</sub>	OE HIGH to high Z <sup>[15, 16]</sup>	_	18	ns
t <sub>LZCE</sub>	$\overline{CE}_1$ LOW and $CE_2$ HIGH to low $Z^{[15]}$	10	_	ns
t <sub>HZCE</sub>	$\overline{\text{CE}}_1$ HIGH or $\text{CE}_2$ LOW to high Z <sup>[15, 16]</sup>	-	18	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power-up	0	-	ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to power-down	-	45	ns
Write Cycle <sup>[17]</sup>				
t <sub>WC</sub>	Write cycle time	45	_	ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	35	-	ns
t <sub>AW</sub>	Address setup to write end	35	-	ns
t <sub>HA</sub>	Address hold from write end	0	-	ns
t <sub>SA</sub>	Address setup to write start	0	-	ns
t <sub>PWE</sub>	WE pulse width	35	-	ns
t <sub>SD</sub>	Data setup to write end	25	-	ns
t <sub>HD</sub>	Data hold from write end	0	-	ns
t <sub>HZWE</sub>	WE LOW to high Z <sup>[15, 16]</sup>	-	18	ns
t <sub>LZWE</sub>	WE HIGH to low Z <sup>[15]</sup>	10	-	ns

Notes

14. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of V<sub>CC(typ</sub>)/2, input pulse levels of 0 to V<sub>CC(typ</sub>), and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in Figure 2 on page 5.
15. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZOE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> for any given device.
16. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.
17. The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.



#### **Switching Waveforms**





Figure 5. Read Cycle No. 2 (OE Controlled) <sup>[19, 20]</sup>



#### Notes

18. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ , and  $CE_2 = V_{IH}$ . 19. WE is HIGH for read cycle. 20. Address valid before or similar to  $\overline{CE}_1$  transition LOW and  $CE_2$  transition HIGH.



#### Switching Waveforms (continued)





Figure 6. Write Cycle No. 1 (WE Controlled) <sup>[21, 22, 23]</sup>





#### Notes

- 21. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE}_1 = V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write. 22. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .
- 23. If CE1 goes HIGH and CE2 goes LOW simultaneously with WE = VIH, the output remains in a high impedance state.
- 24. During this period the I/Os are in output state. Do not apply input signals.



#### Switching Waveforms (continued)




Figure 8. Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) [25]

Notes\_\_\_\_\_25. If  $\overline{CE}_1$  goes HIGH and  $CE_2$  goes LOW simultaneously with  $\overline{WE} = V_{1H}$ , the output remains in a high impedance state. 26. During this period the I/Os are in output state. Do not apply input signals.



### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	I/O	Mode	Power
Н	X <sup>[27]</sup>	Х	Х	High Z	Deselect/power-down	Standby (I <sub>SB</sub> )
X <sup>[27]</sup>	L	Х	Х	High Z	Deselect/power-down	Standby (I <sub>SB</sub> )
L	Н	Н	L	Data out (I/O <sub>0</sub> –I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	Data in (I/O <sub>0</sub> –I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )

Note 27. The 'X' (Do not care) state for the chip enables in the truth table refers to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




### **Ordering Information**

The below table lists the CY62168EV30 MoBL key package features and ordering codes. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products.

Speed	(ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	5	CY62168EV30LL-45BVXI	51-85150	48-ball VFBGA (Pb-free)	Industrial


#### **Ordering Code Definitions**






#### Package Diagram

Figure 9. 48-ball VFBGA (6 × 8 × 1 mm) BV48/BZ48, 51-85150





51-85150 \*F





# Acronyms

Acronym	Description
CE	chip enable
CMOS	complementary metal oxide semiconductor
FBGA	fine-pitch ball grid array
I/O	input/output
OE	output enable
SRAM	static random access memory
TSOP	thin small outline package
VFBGA	very fine-pitch ball grid array
WE	write enable

#### **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	Mega Hertz
μA	micro Amperes
μs	micro seconds
mA	milli Amperes
mm	milli meter
ns	nano seconds
Ω	ohms
%	percent
pF	pico Farad
V	Volts
W	Watts





# **Document History Page**

Document Title: CY62168EV30 MoBL <sup>®</sup> , 16-Mbit (2 M × 8) Static RAM Document Number: 001-07721				
Rev.	ECN No.	Orig. of Change	Issue Date	Description of Change
**	457686	NXR	See ECN	New Data Sheet
*A	464509	NXR	See ECN	Removed TSOP I package; Added reference to CY62167EV30 TSOP I package which can be used as a 2 M × 8 SRAM Changed the I <sub>SB2(Typ)</sub> value from 1.3 $\mu$ A to 1.5 $\mu$ A Changed the I <sub>CC(Typ)</sub> value from 2 mA to 2.2 mA for f=1 MHz Test condition Changed the I <sub>CC(Typ)</sub> value from 15 mA to 22 mA and I <sub>CC(Max)</sub> value from 40 mA to 25 mA for f = 1 MHz Test condition Changed the I <sub>CCDR(Max)</sub> value from 8.5 $\mu$ A to 8 $\mu$ A
*В	1138883	VKN	See ECN	Converted from preliminary to final Changed $I_{CC(max)}$ spec from 2.8 mA to 4.0 mA for f=1 MHz Changed $I_{CC(typ)}$ spec from 22 mA to 25 mA for f=f <sub>max</sub> Changed $I_{CC(max)}$ spec from 25 mA to 30 mA for f=f <sub>max</sub> Added footnote# 8 related to $I_{SB2}$ and $I_{CCDR}$ Changed $I_{SB1}$ and $I_{SB2}$ spec from 8.5 µA to 12 µA Changed $I_{CCDR}$ spec from 8 µA to 10 µA
*C	2934385	VKN	06/03/10	Corrected typo in Functional Description section Corrected V <sub>CC</sub> stabilization time to 200 µsec Updated template. Added footnote #28 related to chip enable Updated package diagram
*D	3279426	RAME	06/10/2011	Removed the Note "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines." in page 1 and its reference in Functional Description. Updated Package Diagram. Updated in new template.



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2006-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-07721 Rev. \*D

Revised June 10, 2011

Page 16 of 16

All products and company names mentioned in this document may be the trademarks of their respective holders.