

T-46-23-14

LH511000UL

PRELIMINARY
CMOS 1M (128K × 8) Static RAM

FEATURES

- 131,072 × 8 bit organization
- Access times:
100/120 ns (MAX.)
- Power consumption:
Operating: 330 mW (MAX.)
Standby at $T_A = 0$ to 70°C
22 μW (MAX.)
- Wide temperature range
-40 to $+85^\circ\text{C}$
- Fully static operation
- TTL compatible I/O
- Three state outputs
- Single +5 V power supply
- Packages:
32-pin, 600-mil DIP
32-pin, 525-mil SOP
32-pin, $8 \times 20 \text{ mm}^2$ TSOP (Type I)
(normal and reverse bend pins)

DESCRIPTION

The LH511000UL is a 1M bit static RAM organized as 131,072 × 8 bits. It is fabricated using silicon-gate CMOS process technology.

PIN CONNECTIONS




Figure 1. Pin Connections for DIP and SOP Packages




Figure 2. Pin Connections for TSOP Packages

SHARP CORP

51E D ■ 8180798 0006168 400 ■ SRPJ




Figure 3. LH511000UL Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME
A ₀ - A ₁₆	Address Input
CE ₁ - CE ₂	Chip Enable Input
WE	Write Enable Input
OE	Output Enable Input

SIGNAL	PIN NAME
I/O ₁ - I/O ₈	Data Input/Output
V _{CC}	Power supply
GND	Ground

TRUTH TABLE

CE ₁	CE ₂	WE	OE	MODE	I/O ₁ - I/O ₈	STANDBY CURRENT	NOTE
H	X	X	X	Non selected	High-Z	Standby (I _{SB} , I _{SB1})	1
X	L	X	X	Non selected	High-Z	Standby (I _{SB} , I _{SB1})	1
L	H	L	X	Write	D _{IN}	Operating (I _{CC})	1
L	H	H	L	Read	D _{OUT}	Operating (I _{CC})	
L	H	H	H	Output disable	High-Z	Operating (I _{CC})	

NOTE:

1. X = H or L

SHARP CORP

51E D ■ 8180798 0006169 347 ■ SRPJ

ABSOLUTE MAXIMUM RATINGS

T-46-23-14

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	V _{CC}	-0.3 to +7.0	V	1
Input voltage	V _{IN}	-0.3 to V _{CC} +0.3	V	1
Operating temperature	T _{opr}	-40 to +85	°C	
Storage temperature	T _{stg}	-65 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

RECOMMENDED OPERATING CONDITIONS (T_A = -40 to +85°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Input voltage	V _{IH}	2.2		V _{CC} + 0.3	V
	V _{IL}	-0.3		0.8	V

DC CHARACTERISTICS (V_{CC} = 5 V ± 10%, T_A = -40 to +85°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Output LOW voltage	V _{OL}	I _{OL} = 2.0 mA			0.4	V	
Output HIGH voltage	V _{OH}	I _{OH} = -1.0 mA	2.4			V	
Input leakage current	I _I	V _{IN} = 0 to V _{CC}			1	μA	
Output leakage current	I _{LO}	$\overline{CE}_1 = V_{IH}$ or $CE_2 = V_{IL}$, or $OE = V_{IH}$ or $WE = V_{IL}$, V _{I/O} = 0 to V _{CC}			1	μA	
Operating current	I _{CC1}	$\overline{CE}_1 = V_{IL}$, V _{IN} = V _{IL} to V _{IH} CE ₂ = V _{IH} , Cycle = MIN. Outputs open			60	mA	
	I _{CC2}	$\overline{CE}_1 \leq 0.2$ V, CE ₂ ≥ V _{CC} - 0.2 V, V _{IN} ≤ 0.2 V or V _{IN} ≥ V _{CC} - 0.2 V, Cycle = 1 MHz, Outputs open		1 5	6 15	mA	1 2
Standby current	I _{SB1}	CE ₂ , $\overline{CE}_1 = V_{IH}$ or CE ₂ = V _{IL}			3	mA	
	I _{SB}	CE ₂ ≤ 0.2 V or $\overline{CE}_1$, CE ₂ ≥ V _{CC} - 0.2 V			4 12	μA	3 4

NOTES:

1. Read cycle
2. Write cycle
3. T_A = 0 to 70°C
4. T_A = -40 to +85°C

SHARP CORP

51E D ■ 8180798 0006170 069 ■ SRPJ

AC CHARACTERISTICS

(1) READ CYCLE ($V_{CC} = 5\text{ V} \pm 10\%$, $T_A = -40$ to $+85^\circ\text{C}$)

T-46-23-14

PARAMETER	SYMBOL	100 ns		120 ns		UNIT
		MIN.	MAX.	MIN.	MAX.	
Read cycle time	t_{RC}	100		120		ns
Address access time	t_{AA}		100		120	ns
Chip enable access time	t_{ACE1}		100		120	ns
	t_{ACE2}		100		120	ns
Output enable time	t_{OE}		50		60	ns
Output hold time	t_{OH}	10		10		ns
$\overline{CE}$ Low to output in Low-Z	t_{LZ1}	5		5		ns
	t_{LZ2}	5		5		ns
$\overline{OE}$ Low to output in Low-Z	t_{OLZ}	5		5		ns
$\overline{CE}$ High to output in High-Z	t_{HZ1}	0	35	0	45	ns
	t_{HZ2}	0	35	0	45	ns
$\overline{OE}$ High to output in High-Z	t_{OHZ}	0	35	0	45	ns

(2) WRITE CYCLE ($V_{CC} = 5\text{ V} \pm 10\%$, $T_A = -40$ to $+85^\circ\text{C}$)

PARAMETER	SYMBOL	LH511000/N-10UL		LH511000/N-12UL		UNIT
		MIN.	MAX.	MIN.	MAX.	
Write cycle time	t_{WC}	100		120		ns
$\overline{CE}$ Low to end of write	t_{CW}	80		100		ns
Address valid to end of write	t_{AW}	80		100		ns
Address setup time	t_{AS}	0		0		ns
Write recovery time	t_{WR}	0		0		ns
Write pulse width	t_{WP}	75		85		ns
Input data setup time	t_{DW}	40		50		ns
Input data hold time	t_{DH}	0		0		ns
$\overline{WE}$ High to output in High-Z	t_{OW}	0		0		ns
$\overline{WE}$ Low to output in High-Z	t_{WZ}	5		5		ns
$\overline{OE}$ High to output in High-Z	t_{OHZ}	0	35	0	45	ns

AC TEST CONDITIONS

PARAMETER	MODE
Input voltage amplitude	0.6 to 2.4 V
Input rise/fall time	10 ns
Timing reference level	1.5 V
Output load conditions	1TTL + 100 pF (Includes scope and jig capacitance)

T-46-23-14

CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input capacitance	C_{IN}	$V_{IN} = 0\text{ V}$			10	pF	1
Input/output capacitance	C_{IO}	$V_{IO} = 0\text{ V}$			10	pF	1

NOTE:

1. This parameter is sampled and not production tested.

DATA RETENTION CHARACTERISTICS ($T_A = -40$ to $+85^\circ\text{C}$)


PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Data retention voltage	V_{CCDR}	$\overline{CE}_2 \leq 0.2\text{ V}$ or $\overline{CE}_1, \overline{CE}_2 \geq V_{CC} - 0.2\text{ V}$	2.0			V	
	I_{CCDR}	$\overline{CE}_2 \leq 0.2\text{ V}$, $V_{CC} = 2\text{ V}$ or $\overline{CE}_1, \overline{CE}_2 \geq V_{CC} - 0.2\text{ V}$ $V_{CC} = 3\text{ V}$	25°C		0.1	μA	
			0 to 70°C		2	μA	
			-40 to 85°C		6	μA	
$\overline{CE}$ setup time	t_{CDR}		0			ns	
$\overline{CE}$ hold time	t_R		t_{RC}			ns	1

NOTE:


1. t_{RC} = Read cycle time

SHARP CORP

51E D ■ 8180798 0006172 931 ■ SRPJ

CE₁ CONTROL (NOTE)


T-46-23-14

CE₂ CONTROL

NOTE: To control data hold at $\overline{CE}_1$, fix the input level of CE_2 between V_{CCDR} to $V_{CCDR} - 0.2 \text{ V}$ or 0 V to 0.2 V during the data retention mode.

511000-7


Figure 4. Low Voltage Data Retention



511000-3

Figure 5. Read Cycle

T-46-23-14


**NOTES:**

1. The writing occurs during the overlap (t_{WP}) of $\overline{CE}_1$ = "LOW", $\overline{CE}_2$ = "HIGH", and $\overline{WE}$ = "LOW".
2. t_{CW} is defined as the time from the last occurring transition, either $\overline{CE}_1$ LOW transition or $\overline{CE}_2$ HIGH transition, to the time when the writing is finished.
3. t_{AS} is defined as the time from address change to writing start.
4. t_{WR} is defined as the time from writing finish to address change.
5. If $\overline{CE}_1$ HIGH transition or $\overline{CE}_2$ LOW transition occurs at the same time or before $\overline{WE}$ HIGH transition, the output will remain high-impedance.
6. While the I/O pins are in the output state, input signals with the opposite logic level must not be applied.

511000-4

Figure 6. Write Cycle 1

T-46-23-14

**NOTES:**

1. The writing occurs during the overlap (t_{WP}) of $\overline{CE}_1 = \text{"LOW"}$, $CE_2 = \text{"HIGH"}$, and $\overline{WE} = \text{"LOW"}$.
2. t_{CW} is defined as the time from the last occurring transition, either $\overline{CE}_1$ LOW transition or CE_2 HIGH transition, to the time when the writing is finished.
3. t_{AS} is defined as the time from address change to writing start.
4. t_{WR} is defined as the time from writing finish to address change.
5. If $\overline{CE}_1$ LOW transition or CE_2 HIGH transition occurs at the same time or after $\overline{WE}$ LOW transition, the output will remain high-impedance.
6. If $\overline{CE}_1$ HIGH transition or CE_2 LOW transition occurs at the same time or before $\overline{WE}$ HIGH transition, the output will remain high-impedance.
7. While the I/O pins are in the output state, input signals with the opposite logic level must not be applied.

511000-5

Figure 7. Write Cycle 2

ORDERING INFORMATION

T-46-23-14

