64M LVTTL interface SDRAM 100 MHz 1-Mword × 16-bit × 4-bank/2-Mword × 8-bit × 4-bank /4-Mword × 4-bit × 4-bank PC/100 SDRAM

# HITACHI

ADE-203-832D (Z) Rev. 2.0 Oct. 20, 1998

### Description

The Hitachi HM5264165 is a 64-Mbit SDRAM organized as 1048576-word  $\times$  16-bit  $\times$  4 bank. The Hitachi HM5264805 is a 64-Mbit SDRAM organized as 2097152-word  $\times$  8-bit  $\times$  4 bank. The Hitachi HM5264405 is a 64-Mbit SDRAM organized as 4194304-word  $\times$  4-bit  $\times$  4 bank. All inputs and outputs are referred to the rising edge of the clock input. It is packaged in standard 54-pin plastic TSOP II.

### Features

- 3.3 V power supply
- Clock frequency: 100 MHz (max)
- LVTTL interface
- Single pulsed RAS
- 4 banks can operate simultaneously and independently
- Burst read/write operation and burst read/single write operation capability
- Programmable burst length: 1/2/4/8/full page
- 2 variations of burst sequence
  - Sequential (BL = 1/2/4/8/full page)
  - Interleave (BL = 1/2/4/8)
- Programmable CAS latency: 2/3

• Byte control by DQM : DQM (HM5264805/HM5264405)


: DQMU/DQML (HM5264165)

- Refresh cycles: 4096 refresh cycles/64 ms
- 2 variations of refresh
  - Auto refresh
  - Self refresh
- Full page burst length capability
  - Sequential burst
  - Burst stop capability

### **Ordering Information**

Frequency	Package
100 MHz	400-mill 54-pin plastic TSOP II (TTP-54D)
100 MHz	
	100 MHz 100 MHz 100 MHz 100 MHz 100 MHz 100 MHz


### Pin Arrangement (HM5264165)



### **Pin Description**

Pin name	Function	Pin name	Function
A0 to A13	Address input	DQMU/DQML	Input/output mask
	— Row address A0 to A11	CLK	Clock input
	— Column address A0 to A7	CKE	Clock enable
	— Bank select address A12/A13 (BS)	V <sub>cc</sub>	Power for internal circuit
DQ0 to DQ15	Data-input/output	V <sub>ss</sub>	Ground for internal circuit
CS	Chip select	V <sub>cc</sub> Q	Power for DQ circuit
RAS	Row address strobe command	V <sub>ss</sub> Q	Ground for DQ circuit
CAS	Column address strobe command	NC	No connection
WE	Write enable		


### Pin Arrangement (HM5264805)



### **Pin Description**

Pin name	Function	Pin name	Function
A0 to A13	Address input	DQM	Input/output mask
	— Row address A0 to A11	CLK	Clock input
	— Column address A0 to A8	CKE	Clock enable
	— Bank select address A12/A13 (BS)	V <sub>cc</sub>	Power for internal circuit
DQ0 to DQ7	Data-input/output	V <sub>ss</sub>	Ground for internal circuit
CS	Chip select	V <sub>cc</sub> Q	Power for DQ circuit
RAS	Row address strobe command	V <sub>ss</sub> Q	Ground for DQ circuit
CAS	Column address strobe command	NC	No connection
WE	Write enable		


### Pin Arrangement (HM5264405)




### **Pin Description**

Pin name	Function	Pin name	Function
A0 to A13	Address input	DQM	Input/output mask
	— Row address A0 to A11	CLK	Clock input
	— Column address A0 to A9	CKE	Clock enable
	— Bank select address A12/A13 (BS)	V <sub>cc</sub>	Power for internal circuit
DQ0 to DQ3	Data-input/output	V <sub>ss</sub>	Ground for internal circuit
CS	Chip select	$V_{cc}Q$	Power for DQ circuit
RAS	Row address strobe command	V <sub>ss</sub> Q	Ground for DQ circuit
CAS	Column address strobe command	NC	No connection
WE	Write enable		


### Block Diagram (HM5264165)



### Block Diagram (HM5264805)



### Block Diagram (HM5264405)



### **Pin Functions**

**CLK (input pin):** CLK is the master clock input to this pin. The other input signals are referred at CLK rising edge.

 $\overline{CS}$  (input pin): When  $\overline{CS}$  is Low, the command input cycle becomes valid. When  $\overline{CS}$  is High, all inputs are ignored. However, internal operations (bank active, burst operations, etc.) are held.

**RAS**, **CAS**, and **WE** (input pins): Although these pin names are the same as those of conventional DRAMs, they function in a different way. These pins define operation commands (read, write, etc.) depending on the combination of their voltage levels. For details, refer to the command operation section.

**A0 to A11 (input pins):** Row address (AX0 to AX11) is determined by A0 to A11 level at the bank active command cycle CLK rising edge. Column address (AY0 to AY7; HM5264165, AY0 to AY8; HM5264805, AY0 to AY9; HM5264405) is determined by A0 to A7, A8 or A9 (A7; HM5264165, A8; HM5264805, A9; HM5264405) level at the read or write command cycle CLK rising edge. And this column address becomes burst access start address. A10 defines the precharge mode. When A10 = High at the precharge command cycle, all banks are precharged. But when A10 = Low at the precharge command cycle, only the bank that is selected by A12/A13 (BS) is precharged. For details refer to the command operation section.

A12/A13 (input pin): A12/A13 are bank select signal (BS). The memory array of the HM5264165, HM5264805, the HM5264405 is divided into bank 0, bank 1, bank 2 and bank 3. HM5264165 contain 4096-row  $\times$  256-column  $\times$  16-bit. HM5264805 contain 4096-row  $\times$  512-column  $\times$  8-bit. HM5264405 contain 4096-row  $\times$  1024-column  $\times$  4-bit. If A12 is Low and A13 is Low, bank 0 is selected. If A12 is High and A13 is Low, bank 1 is selected. If A12 is Low and A13 is High, bank 2 is selected. If A12 is High and A13 is High, bank 3 is selected.

**CKE** (input pin): This pin determines whether or not the next CLK is valid. If CKE is High, the next CLK rising edge is valid. If CKE is Low, the next CLK rising edge is invalid. This pin is used for powerdown mode, clock suspend mode and self refresh mode.

DQM, DQMU/DQML (input pins): DQM, DQMU/DQML controls input/output buffers.

Read operation: If DQM, DQMU/DQML is High, the output buffer becomes High-Z. If the DQM, DQMU/DQML is Low, the output buffer becomes Low-Z. (The latency of DQM, DQMU/DQML during reading is 2 clocks.)

Write operation: If DQM, DQMU/DQML is High, the previous data is held (the new data is not written). If DQM, DQMU/DQML is Low, the data is written. (The latency of DQM, DQMU/DQML during writing is 0 clock.)

**DQ0 to DQ15 (DQ pins):** Data is input to and output from these pins (DQ0 to DQ15; HM5264165, DQ0 to DQ7; HM5264805, DQ0 to DQ3; HM5264405).

 $V_{cc}$  and  $V_{cc}Q$  (power supply pins): 3.3 V is applied. ( $V_{cc}$  is for the internal circuit and  $V_{cc}Q$  is for the output buffer.)

### **HITACHI**

 $V_{ss}$  and  $V_{ss}Q$  (power supply pins): Ground is connected. ( $V_{ss}$  is for the internal circuit and  $V_{ss}Q$  is for the output buffer.)

### **Command Operation**

#### **Command Truth Table**

The SDRAM recognizes the following commands specified by the  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$  and address pins.

		СКЕ								
Command	Symbol	n - 1	n	CS	RAS	CAS	WE	A12/A13	A10	A0 to A11
Ignore command	DESL	Н	×	Н	×	×	×	×	×	×
No operation	NOP	Н	×	L	Н	Н	Н	×	×	×
Burst stop in full page	BST	Н	×	L	Н	Н	L	×	×	×
Column address and read command	READ	Н	×	L	Н	L	Н	V	L	V
Read with auto-precharge	READ A	Н	×	L	Н	L	Н	V	Н	V
Column address and write command	WRIT	Н	×	L	Н	L	L	V	L	V
Write with auto-precharge	WRIT A	Н	×	L	Н	L	L	V	Н	V
Row address strobe and bank active	ACTV	Н	×	L	L	Н	Н	V	V	V
Precharge select bank	PRE	Н	×	L	L	Н	L	V	L	×
Precharge all bank	PALL	Н	×	L	L	Н	L	×	Н	×
Refresh	REF/SELF	Н	V	L	L	L	Н	×	×	×
Mode register set	MRS	Н	×	L	L	L	L	V	V	V

Note: H: V<sub>II</sub>. L: V<sub>IL</sub>.  $\times$ : V<sub>II</sub> or V<sub>IL</sub>. V: Valid address input

**Ignore command [DESL]:** When this command is set ( $\overline{CS}$  is High), the SDRAM ignore command input at the clock. However, the internal status is held.

**No operation [NOP]:** This command is not an execution command. However, the internal operations continue.

**Burst stop in full-page [BST]:** This command stops a full-page burst operation (burst length = full-page (256; HM5264165, 512; HM5264805, 1024; HM5264405)), and is illegal otherwise. When data input/output is completed for a full page of data, it automatically returns to the start address, and input/output is performed repeatedly.

**Column address strobe and read command [READ]:** This command starts a read operation. In addition, the start address of burst read is determined by the column address (AY0 to AY7; HM5264165, AY0 to AY8; HM5264805, AY0 to AY9; HM5264405) and the bank select address (BS). After the read operation, the output buffer becomes High-Z.

### HITACHI

**Read with auto-precharge [READ A]:** This command automatically performs a precharge operation after a burst read with a burst length of 1, 2, 4 or 8. When the burst length is full-page, this command is illegal.

**Column address strobe and write command [WRIT]:** This command starts a write operation. When the burst write mode is selected, the column address (AY0 to AY7; HM5264165, AY0 to AY8; HM5264805, AY0 to AY9; HM5264405) and the bank select address (A12/A13) become the burst write start address. When the single write mode is selected, data is only written to the location specified by the column address (AY0 to AY7; HM5264165, AY0 to AY8; HM5264805, AY0 to AY7; HM5264165, AY0 to AY8; HM5264805, AY0 to AY9; HM5264405) and the bank select address (A12/A13).

Write with auto-precharge [WRIT A]: This command automatically performs a precharge operation after a burst write with a length of 1, 2, 4 or 8, or after a single write operation. When the burst length is full-page, this command is illegal.

**Row address strobe and bank activate [ACTV]:** This command activates the bank that is selected by A12/A13 (BS) and determines the row address (AX0 to AX11). When A12 and A13 are Low, bank 0 is activated. When A12 is High and A13 is Low, bank 1 is activated. When A12 is Low and A13 is High, bank 2 is activated. When A12 and A13 are High, bank 3 is activated.

**Precharge selected bank [PRE]:** This command starts precharge operation for the bank selected by A12/A13. If A12 and A13 are Low, bank 0 is selected. If A12 is High and A13 is Low, bank 1 is selected. If A12 is Low and A13 is High, bank 2 is selected. If A12 and A13 are High, bank 3 is selected.

Precharge all banks [PALL]: This command starts a precharge operation for all banks.

**Refresh** [**REF**/**SELF**]: This command starts the refresh operation. There are two types of refresh operation, the one is auto-refresh, and the other is self-refresh. For details, refer to the CKE truth table section.

**Mode register set [MRS]:** The SDRAM has a mode register that defines how it operates. The mode register is specified by the address pins (A0 to A13) at the mode register set cycle. For details, refer to the mode register configuration. After power on, the contents of the mode register are undefined, execute the mode register set command to set up the mode register.

#### DQM Truth Table (HM5264165)

		CKE			DQML	
Command	Symbol	n - 1	n	DQMU		
Upper byte (DQ8 to DQ15) write enable/output enable	ENBU	Н	×	L	×	
Lower byte (DQ0 to DQ7) write enable/output enable	ENBL	Н	×	×	L	
Upper byte (DQ8 to DQ15) write inhibit/output disable	MASKU	Н	×	Н	×	
Lower byte (DQ0 to DQ7) write inhibit/output disable	MASKL	Н	×	×	Н	

Note: H:  $V_{IH}$ . L:  $V_{IL}$ . X:  $V_{IH}$  or  $V_{IL}$ . Write:  $I_{DID}$  is needed.

Read:  $I_{DOD}$  is needed.

#### **DQM Truth Table** (HM5264805/HM5264405)

		CKE			
Command	Symbol	n - 1	n	DQM	
Write enable/output enable	ENB	Н	×	L	
Write inhibit/output disable	MASK	Н	×	Н	

Note: H:  $V_{IH}$ . L:  $V_{IL}$ .  $\times$ :  $V_{IH}$  or  $V_{IL}$ .

Write:  $I_{DID}$  is needed.

Read:  $I_{DOD}$  is needed.

The SDRAM can mask input/output data by means of DQM, DQMU/DQML.

DQMU masks the upper byte and DQML masks the lower byte (HM5264165).

During reading, the output buffer is set to Low-Z by setting DQM, DQMU/DQML to Low, enabling data output. On the other hand, when DQM, DQMU/DQML is set to High, the output buffer becomes High-Z, disabling data output.

During writing, data is written by setting DQM, DQMU/DQML to Low. When DQM, DQMU/DQML is set to High, the previous data is held (the new data is not written). Desired data can be masked during burst read or burst write by setting DQMU/DQML. For details, refer to the DQM, DQMU/DQML control section of the SDRAM operating instructions.

#### **CKE Truth Table**

Current state	Command	n - 1	n	CS	RAS	CAS	WE	Address
Active	Clock suspend mode entry	Н	L	Н	×	×	×	×
Any	Clock suspend	L	L	×	×	×	×	×
Clock suspend	Clock suspend mode exit	L	Н	×	×	×	×	×
Idle	Auto-refresh command (REF)	Н	Н	L	L	L	Н	×
Idle	Self-refresh entry (SELF)	Н	L	L	L	L	Н	×
Idle	Power down entry	Н	L	L	Н	Н	Н	×
		Н	L	Н	×	×	×	×
Self refresh	Self refresh exit (SELFX)	L	Н	L	Н	Н	Н	×
		L	Н	Н	×	×	×	×
Power down	Power down exit	L	Н	L	Н	Н	Н	×
		L	Н	Н	×	×	×	×

Note: H:  $V_{IH}$ . L:  $V_{IL}$ .  $\times$ :  $V_{IH}$  or  $V_{IL}$ .

**Clock suspend mode entry:** The SDRAM enters clock suspend mode from active mode by setting CKE to Low. The clock suspend mode changes depending on the current status (1 clock before) as shown below.

**ACTIVE clock suspend:** This suspend mode ignores inputs after the next clock by internally maintaining the bank active status.

**READ suspend and READ with Auto-precharge suspend:** The data being output is held (and continues to be output).

**WRITE suspend and WRIT with Auto-precharge suspend:** In this mode, external signals are not accepted. However, the internal state is held.

Clock suspend: During clock suspend mode, keep the CKE to Low.

**Clock suspend mode exit:** The SDRAM exits from clock suspend mode by setting CKE to High during the clock suspend state.

**IDLE:** In this state, all banks are not selected, and completed precharge operation.

**Auto-refresh command [REF]:** When this command is input from the IDLE state, the SDRAM starts auto-refresh operation. (The auto-refresh is the same as the CBR refresh of conventional DRAMs.) During the auto-refresh operation, refresh address and bank select address are generated inside the SDRAM. For every auto-refresh cycle, the internal address counter is updated. Accordingly, 4096 times are required to refresh the entire memory. Before executing the auto-refresh command, all the banks must be in the IDLE state. In addition, since the precharge for all banks is automatically performed after auto-refresh, no precharge command is required after auto-refresh.

### HITACHI

**Self-refresh entry [SELF]:** When this command is input during the IDLE state, the SDRAM starts self-refresh operation. After the execution of this command, self-refresh continues while CKE is Low. Since self-refresh is performed internally and automatically, external refresh operations are unnecessary.

**Power down mode entry:** When this command is executed during the IDLE state, the SDRAM enters power down mode. In power down mode, power consumption is suppressed by cutting off the initial input circuit.

**Self-refresh exit:** When this command is executed during self-refresh mode, the SDRAM can exit from self-refresh mode. After exiting from self-refresh mode, the SDRAM enters the IDLE state.

**Power down exit:** When this command is executed at the power down mode, the SDRAM can exit from power down mode. After exiting from power down mode, the SDRAM enters the IDLE state.

#### **Function Truth Table**

The following table shows the operations that are performed when each command is issued in each mode of the SDRAM. The following table assumes that CKE is high.

Current state	CS	RAS	CAS	WE	Address	Command	Operation
Precharge	Н	×	×	×	×	DESL	Enter IDLE after t <sub>RP</sub>
	L	Н	Н	Н	×	NOP	Enter IDLE after t <sub>RP</sub>
	L	Н	Н	L	X	BST	NOP
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL*4
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL*4
	L	L	Н	Н	BA, RA	ACTV	ILLEGAL*4
	L	L	Н	L	BA, A10	PRE, PALL	NOP*6
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Idle	Н	×	×	×	×	DESL	NOP
	L	Н	Н	Н	×	NOP	NOP
	L	Н	Н	L	×	BST	NOP
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL*5
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL*5
	L	L	Н	Н	BA, RA	ACTV	Bank and row active
	L	L	Н	L	BA, A10	PRE, PALL	NOP
	L	L	L	Н	×	REF, SELF	Refresh
	L	L	L	L	MODE	MRS	Mode register set

Current state	CS	RAS	CAS	WE	Address	Command	Operation			
Row active	Н	×	×	×	×	DESL	NOP			
	L	Н	Н	Н	×	NOP	NOP			
	L	Н	Н	L	×	BST	NOP			
	L	Н	L	Н	BA, CA, A10 READ/READ		Begin read			
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	Begin write			
	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank* <sup>3</sup>			
	L	L	Н	L	BA, A10	PRE, PALL	Precharge			
	L	L	L	Н	×	REF, SELF	ILLEGAL			
	L	L	L	L	MODE	MRS	ILLEGAL			
Read	Н	×	×	×	×	DESL	Continue burst to end			
	L	Н	Н	Н	×	NOP	Continue burst to end			
	L	Н	Н	L	×	BST	Burst stop to full page			
	L	Н	L	Н	BA, CA, A10	READ/READ A	Continue burst read to $\overline{CAS}$ latency and New read			
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	Term burst read/start write			
	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank* <sup>3</sup>			
	L	L	Н	L	BA, A10	PRE, PALL	Term burst read and Precharge			
	L	L	L	Н	×	REF, SELF	ILLEGAL			
	L	L	L	L	MODE	MRS	ILLEGAL			
Read with auto- precharge	Н	×	×	×	×	DESL	Continue burst to end and precharge			
	L	Н	Н	Н	×	NOP	Continue burst to end and precharge			
	L	Н	Н	L	×	BST	ILLEGAL			
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL*4			
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL*4			
	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank*3			
	L	L	Н	L	BA, A10	PRE, PALL	ILLEGAL*4			
	L	L	L	Н	×	REF, SELF	ILLEGAL			
	L	L	L	L	MODE	MRS	ILLEGAL			

Current state	CS	RAS	CAS	WE	Address	Command	Operation
Write	Н	×	×	×	×	DESL	Continue burst to end
	L	Н	Н	Н	×	NOP	Continue burst to end
	L	Н	Н	L	X	BST	Burst stop on full page
	L	Н	L	Н	BA, CA, A10	READ/READ A	Term burst and New read
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	Term burst and New write
	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank* <sup>3</sup>
	L	L	Н	L	BA, A10	PRE, PALL	Term burst write and Precharge* <sup>2</sup>
	L	L	L	Н	X	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Write with auto- precharge	Н	×	×	×	×	DESL	Continue burst to end and precharge
	L	Н	Н	Н	X	NOP	Continue burst to end and precharge
	L	Н	Н	L	×	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL*4
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL*4
	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank* <sup>3</sup>
	L	L	Н	L	BA, A10	PRE, PALL	ILLEGAL*4
	L	L	L	Н	X	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Refresh (auto-refresh)	Н	×	×	×	×	DESL	Enter IDLE after $t_{\text{RC}}$
	L	Н	Н	Н	×	NOP	Enter IDLE after t <sub>RC</sub>
	L	Н	Н	L	X	BST	Enter IDLE after t <sub>RC</sub>
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL*5
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL*5
	L	L	Н	Н	BA, RA	ACTV	ILLEGAL*5
	L	L	Н	L	BA, A10	PRE, PALL	ILLEGAL*5
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL

Notes: 1. H:  $V_{\text{IH}}$ . L:  $V_{\text{IL}}$ .  $\times$ :  $V_{\text{IH}}$  or  $V_{\text{IL}}$ .

The other combinations are inhibit.

2. An interval of  $t_{\text{DPL}}$  is required between the final valid data input and the precharge command.

- 3. If  $t_{\mbox{\tiny RRD}}$  is not satisfied, this operation is illegal.
- 4. Illegal for same bank, except for another bank.
- 5. Illegal for all banks.
- 6. NOP for same bank, except for another bank.

#### From PRECHARGE state, command operation

To [DESL], [NOP] or [BST]: When these commands are executed, the SDRAM enters the IDLE state after  $t_{RP}$  has elapsed from the completion of precharge.

#### From IDLE state, command operation

To [DESL], [NOP], [BST], [PRE] or [PALL]: These commands result in no operation.

To [ACTV]: The bank specified by the address pins and the ROW address is activated.

To [REF], [SELF]: The SDRAM enters refresh mode (auto-refresh or self-refresh).

To [MRS]: The SDRAM enters the mode register set cycle.

#### From ROW ACTIVE state, command operation

To [DESL], [NOP] or [BST]: These commands result in no operation.

**To** [**READ**], [**READ** A]: A read operation starts. (However, an interval of t<sub>RCD</sub> is required.)

**To** [WRIT], [WRIT A]: A write operation starts. (However, an interval of t<sub>RCD</sub> is required.)

**To** [ACTV]: This command makes the other bank active. (However, an interval of  $t_{RRD}$  is required.) Attempting to make the currently active bank active results in an illegal command.

**To** [**PRE**], [**PALL**]: These commands set the SDRAM to precharge mode. (However, an interval of  $t_{RAS}$  is required.)

#### From READ state, command operation

To [DESL], [NOP]: These commands continue read operations until the burst operation is completed.

To [BST]: This command stops a full-page burst.

**To** [**READ**], [**READ** A]: Data output by the previous read command continues to be output. After  $\overline{CAS}$  latency, the data output resulting from the next command will start.

To [WRIT], [WRIT A]: These commands stop a burst read, and start a write cycle.

**To [ACTV]:** This command makes other banks bank active. (However, an interval of  $t_{RRD}$  is required.) Attempting to make the currently active bank active results in an illegal command.

To [PRE], [PALL]: These commands stop a burst read, and the SDRAM enters precharge mode.

#### **HITACHI**

#### From READ with AUTO-PRECHARGE state, command operation

**To [DESL], [NOP]:** These commands continue read operations until the burst operation is completed, and the SDRAM then enters precharge mode.

**To [ACTV]:** This command makes other banks bank active. (However, an interval of  $t_{RRD}$  is required.) Attempting to make the currently active bank active results in an illegal command.

#### From WRITE state, command operation

To [DESL], [NOP]: These commands continue write operations until the burst operation is completed.

To [BST]: This command stops a full-page burst.

To [READ], [READ A]: These commands stop a burst and start a read cycle.

To [WRIT], [WRIT A]: These commands stop a burst and start the next write cycle.

**To** [ACTV]: This command makes the other bank active. (However, an interval of  $t_{RRD}$  is required.) Attempting to make the currently active bank active results in an illegal command.

To [PRE], [PALL]: These commands stop burst write and the SDRAM then enters precharge mode.

#### From WRITE with AUTO-PRECHARGE state, command operation


**To** [**DESL**], [**NOP**]: These commands continue write operations until the burst is completed, and the SDRAM enters precharge mode.

**To [ACTV]:** This command makes the other bank active. (However, an interval of  $t_{RRD}$  is required.) Attempting to make the currently active bank active results in an illegal command.

#### From REFRESH state, command operation

**To [DESL], [NOP], [BST]:** After an auto-refresh cycle (after  $t_{RC}$ ), the SDRAM automatically enters the IDLE state.

### **Simplified State Diagram**



### **Mode Register Configuration**

The mode register is set by the input to the address pins (A0 to A13) during mode register set cycles. The mode register consists of five sections, each of which is assigned to address pins.

A13, A12, A11, A10, A9 A8: (OPCODE): The SDRAM has two types of write modes. One is the burst write mode, and the other is the single write mode. These bits specify write mode.

**Burst read and burst write:** Burst write is performed for the specified burst length starting from the column address specified in the write cycle.

**Burst read and single write:** Data is only written to the column address specified during the write cycle, regardless of the burst length.

A7: Keep this bit Low at the mode register set cycle. If this pin is high, the vender test mode is set.

A6, A5, A4: (LMODE): These pins specify the  $\overline{CAS}$  latency.

A3: (BT): A burst type is specified. When full-page burst is performed, only "sequential" can be selected.

A2, A1, A0: (BL): These pins specify the burst length.

A13	A12	A11	A10		۹۹	A8	A7	A6		A5	A4	A3	A2	A1	A	.0	
		OP	COD	E			0		LN	LMODE BT			BL				
			_	/													
				A6	A5	A4	4 CAS Latency			A3	Burst	Туре	4.0	A 4	A0	Burst	ength
				0	0	0	R			0	Seque	ential	A2	A1	AU	BT=0	BT=1
				0	0	1	R			1	Interle	eave	0	0	0	1	1
				0	1	0	0 2						0	0	1	2	2
				0	1	1	:					0	1	0	4	4	
				1	Х	Х						0	1	1	8	8	
													1	0	0	R	R
A13	A12	A11	A10	A9	A	3 V	Vrite mod	le				]	1	0	1	R	R
0	0	0	0	0	0	Βι	irst read	and bu	ırs	st write	Э		1	1	0	R	R
Х	Х	Х	Х	0	1		R						1	1	1	F.P.	R
Х	Х	Х	Х	1	0	Bu	rst read	and sir	ngl	le writ	e	F.P. =	Full F	Page	(256:	HM526	4165)
Х	Х	Х	Х	1	1		R					1			•		,
X         X         X         X         1         1         R         (512: HM526480: (1024: HM526440)           (1024: HM526440)         (1024: HM526440)         (1024: HM526440)         (1024: HM526440)           X         0 or 1         X: 0 or 1         X: 0 or 1         X: 0 or 1											264405)						

### **Burst Sequence**

Burst length = 2			_	Burst length = 4					
Starting /	arting Ad. Addressing(decimal)				Startin	Starting Ad. Addressing(decimal)			
A0	Se	quential	Interleave		A1	A0	Sequential	Interlea	ve
0	0,	1,	0, 1,		0	0	0, 1, 2, 3,	0, 1,	2, 3,
1	1,	0,	1, 0,		0	1	1, 2, 3, 0,	1, 0,	3, 2,
				•	1	0	2, 3, 0, 1,	2, 3,	0, 1,
					1	1	3, 0, 1, 2,	3, 2,	1, 0,
Burst length = 8									
Starting	Starting Ad. Addressing(decimal)			)					
A2 A	1 A0	Sequential				Inter	leave		
0 0	0 0	0, 1,	2, 3, 4, 5	, 6	6, 7,	0,	1, 2, 3, 4, 5,	6, 7,	
0 0	) 1	1, 2,	3, 4, 5, 6	, 7	7, 0,	1, (	0, 3, 2, 5, 4,	7, 6,	
0	1 0	2, 3,	4, 5, 6, 7	, (	D, 1,	2, 3	3, 0, 1, 6, 7,	4, 5,	
0	1 1	3, 4,	5, 6, 7, 0	, 1	1, 2,	3, 3	2, 1, 0, 7, 6,	5, 4,	
1 (	0 0	4, 5,	6, 7, 0, 1	, 2	2, 3,		5, 6, 7, 0, 1,		
1 (	) 1		7, 0, 1, 2				4, 7, 6, 1, 0,		
1 1	1 0	6, 7,	0, 1, 2, 3	, 2	1, 5,	6,	7, 4, 5, 2, 3,	0, 1,	
1 1	1 1	7 0	1, 2, 3, 4	F	5 6		6, 5, 4, 3, 2,		


### **Operation of the SDRAM**

#### **Read/Write Operations**


**Bank active:** Before executing a read or write operation, the corresponding bank and the row address must be activated by the bank active (ACTV) command. Bank 0, bank 1, bank 2 or bank 3 is activated according to the status of the A12/A13 pin, and the row address (AX0 to AX11) is activated by the A0 to A11 pins at the bank active command cycle. An interval of  $t_{RCD}$  is required between the bank active command input and the following read/write command input.

**Read operation:** A read operation starts when a read command is input. Output buffer becomes Low-Z in the ( $\overline{CAS}$  Latency - 1) cycle after read command set. HM5264165, HM5264805 series, HM5264405 can perform a burst read operation. The burst length can be set to 1, 2, 4, 8 or full-page (256; HM5264165, 512; HM5264805, 1024; HM5264405). The start address for a burst read is specified by the column address (AY0 to AY7; HM5264165, AY0 to AY8; HM5264805, AY0 to AY9; HM5264405) and the bank select address (A12/A13) at the read command set cycle. In a read operation, data output starts after the number of clocks specified by the  $\overline{CAS}$  Latency. The  $\overline{CAS}$  Latency can be set to 2 or 3. When the burst length is 1, 2, 4, 8, the Dout buffer automatically becomes High-Z at the next clock after the successive burst-length data has been output. The  $\overline{CAS}$  latency and burst length must be specified at the mode register.

### **CAS** Latency



#### **Burst Length**




**Write operation:** Burst write or single write mode is selected by the OPCODE (A13, A12, A11, A10, A9, A8) of the mode register.

**1. Burst write:** A burst write operation is enabled by setting OPCODE (A9, A8) to (0, 0). A burst write starts in the same clock as a write command set. (The latency of data input is 0 clock.) The burst length can be set to 1, 2, 4, 8, and full-page, like burst read operations. The write start address is specified by the column address (AY0 to AY7; HM5264165, AY0 to AY8; HM5264805, AY0 to AY9; HM5264405) and the bank select address (A12/A13) at the write command set cycle.

CLK		
Comman		
Address		
(	BL = 1	
	BL = 2	
Din	BL = 4	
	BL = 8 $(in 0) (in 1) (in 2) (in 3) (in 4) (in 5) (in 6) (in 7)$	
l	$\sqrt{in 0}\sqrt{in 1}\sqrt{in 2}\sqrt{in 3}\sqrt{in 4}\sqrt{in 5}\sqrt{in 6}\sqrt{in 7}\sqrt{in 8}$	in 0-1 (in 0 (in 1 ); );
	BL = full page	$\overline{\text{CAS}}$ Latency = 2, 3


**2. Single write:** A single write operation is enabled by setting OPCODE (A9, A8) to (1, 0). In a single write operation, data is only written to the column address (AY0 to AY7; HM5264165, AY0 to AY8; HM5264805, AY0 to AY9; HM5264405) and the bank select address (A12/A13) specified by the write command set cycle without regard to the burst length setting. (The latency of data input is 0 clock).



#### Auto Precharge

**Read with auto-precharge:** In this operation, since precharge is automatically performed after completing a read operation, a precharge command need not be executed after each read operation. The command executed for the same bank after the execution of this command must be the bank active (ACTV) command. In addition, an interval defined by  $l_{APR}$  is required before execution of the next command.


CAS latency	Precharge start cycle	
3	2 cycle before the final data is output	
2	1 cycle before the final data is output	




#### **Burst Read** (Burst Length = 4)

Write with auto-precharge: In this operation, since precharge is automatically performed after completing a burst write or single write operation, a precharge command need not be executed after each write operation. The command executed for the same bank after the execution of this command must be the bank active (ACTV) command. In addition, an interval of  $l_{APW}$  is required between the final valid data input and input of next command.

#### **Burst Write** (Burst Length = 4)



#### Single Write




#### Full-page Burst Stop


**Burst stop command during burst read:** The burst stop (BST) command is used to stop data output during a full-page burst. The BST command sets the output buffer to High-Z and stops the full-page burst read. The timing from command input to the last data changes depending on the  $\overline{CAS}$  latency setting. In addition, the BST command is valid only during full-page burst mode, and is illegal with burst lengths 1, 2, 4 and 8.

CAS latency	BST to valid data	BST to high impedance
2	1	2
3	2	3

### **CAS** Latency = 2, Burst Length = full page




### **CAS** Latency = 3, Burst Length = full page



**Burst stop command at burst write:** The burst stop command (BST command) is used to stop data input during a full-page burst write. No data is written in the same clock as the BST command, and in subsequent clocks. In addition, the BST command is only valid during full-page burst mode, and is illegal with burst lengths of 1, 2, 4 and 8. And an interval of  $t_{DPL}$  is required between last data-in and the next precharge command.

### Burst Length = full page




#### **Command Intervals**

#### Read command to Read command interval:

**1. Same bank, same ROW address:** When another read command is executed at the same ROW address of the same bank as the preceding read command execution, the second read can be performed after an interval of no less than 1 clock. Even when the first command is a burst read that is not yet finished, the data read by the second command will be valid.


#### READ to READ Command Interval (same ROW address in same bank)



**2.** Same bank, different ROW address: When the ROW address changes on same bank, consecutive read commands cannot be executed; it is necessary to separate the two read commands with a precharge command and a bank-active command.

**3. Different bank:** When the bank changes, the second read can be performed after an interval of no less than 1 clock, provided that the other bank is in the bank-active state. Even when the first command is a burst read that is not yet finished, the data read by the second command will be valid.






#### Write command to Write command interval:

**1. Same bank, same ROW address:** When another write command is executed at the same ROW address of the same bank as the preceding write command, the second write can be performed after an interval of no less than 1 clock. In the case of burst writes, the second write command has priority.


#### WRITE to WRITE Command Interval (same ROW address in same bank)



**2. Same bank, different ROW address:** When the ROW address changes, consecutive write commands cannot be executed; it is necessary to separate the two write commands with a precharge command and a bank-active command.

**3. Different bank:** When the bank changes, the second write can be performed after an interval of no less than 1 clock, provided that the other bank is in the bank-active state. In the case of burst write, the second write command has priority.


#### WRITE to WRITE Command Interval (different bank)




#### Read command to Write command interval:

**1. Same bank, same ROW address:** When the write command is executed at the same ROW address of the same bank as the preceding read command, the write command can be performed after an interval of no less than 1 clock. However, DQM, DQMU/DQML must be set High so that the output buffer becomes High-Z before data input.

#### **READ to WRITE Command Interval (1)**



#### **READ to WRITE Command Interval (2)**




**2. Same bank, different ROW address:** When the ROW address changes, consecutive write commands cannot be executed; it is necessary to separate the two commands with a precharge command and a bank-active command.

**3. Different bank:** When the bank changes, the write command can be performed after an interval of no less than 1 cycle, provided that the other bank is in the bank-active state. However, DQM, DQMU/DQML must be set High so that the output buffer becomes High-Z before data input.

### HITACHI


#### Write command to Read command interval:

**1. Same bank, same ROW address:** When the read command is executed at the same ROW address of the same bank as the preceding write command, the read command can be performed after an interval of no less than 1 clock. However, in the case of a burst write, data will continue to be written until one clock before the read command is executed.



#### WRITE to READ Command Interval (1)

WRITE to READ Command Interval (2)



**2. Same bank, different ROW address:** When the ROW address changes, consecutive read commands cannot be executed; it is necessary to separate the two commands with a precharge command and a bank-active command.


**3. Different bank:** When the bank changes, the read command can be performed after an interval of no less than 1 clock, provided that the other bank is in the bank-active state. However, in the case of a burst write, data will continue to be written until one clock before the read command is executed (as in the case of the same bank and the same address).

### **HITACHI**

#### Read with auto precharge to Read command interval

**1. Different bank:** When some banks are in the active state, the second read command (another bank) is executed. Even when the first read with auto-precharge is a burst read that is not yet finished, the data read by the second command is valid. The internal auto-precharge of one bank starts at the next clock of the second command.

#### Read with Auto Precharge to Read Command Interval (Different bank)




2. Same bank: The consecutive read command (the same bank) is illegal.

### Write with auto precharge to Write command interval

**1. Different bank:** When some banks are in the active state, the second write command (another bank) is executed. In the case of burst writes, the second write command has priority. The internal auto-precharge of one bank starts at the next clock of the second command .

### Write with Auto Precharge to Write Command Interval (Different bank)




#### 2. Same bank: The consecutive write command (the same bank) is illegal.

#### Read with auto precharge to Write command interval

**1. Different bank:** When some banks are in the active state, the second write command (another bank) is executed. However, DQM, DQMU/DQML must be set High so that the output buffer becomes High-Z before data input. The internal auto-precharge of one bank starts at the next clock of the second command.

#### Read with Auto Precharge to Write Command Interval (Different bank)




**2. Same bank:** The consecutive write command from read with auto precharge (the same bank) is illegal. It is necessary to separate the two commands with a bank active command.

#### Write with auto precharge to Read command interval

**1. Different bank:** When some banks are in the active state, the second read command (another bank) is executed. However, in case of a burst write, data will continue to be written until one clock before the read command is executed. The internal auto-precharge of one bank starts at the next clock of the second command.

#### Write with Auto Precharge to Read Command Interval (Different bank)




**2. Same bank:** The consecutive read command from write with auto precharge (the same bank) is illegal. It is necessary to separate the two commands with a bank active command.

#### Read command to Precharge command interval (same bank):


When the precharge command is executed for the same bank as the read command that preceded it, the minimum interval between the two commands is one clock. However, since the output buffer then becomes High-Z after the clocks defined by  $l_{HZP}$ , there is a case of interruption to burst read data output will be interrupted, if the precharge command is input during burst read. To read all data by burst read, the clocks defined by  $l_{EP}$  must be assured as an interval from the final data output to precharge command execution.

#### READ to PRECHARGE Command Interval (same bank): To output all data




### $\overline{CAS}$ Latency = 2, Burst Length = 4

 $\overline{CAS}$  Latency = 3, Burst Length = 4




### READ to PRECHARGE Command Interval (same bank): To stop output data

**CAS** Latency = 2, Burst Length = 1, 2, 4, 8, full page burst



### **CAS** Latency = 3, Burst Length = 1, 2, 4, 8, full page burst




Write command to Precharge command interval (same bank): When the precharge command is executed for the same bank as the write command that preceded it, the minimum interval between the two commands is 1 clock. However, if the burst write operation is unfinished, the input data must be masked by means of DQM, DQMU/DQML for assurance of the clock defined by  $t_{DPL}$ .

### WRITE to PRECHARGE Command Interval (same bank)

Command WRIT VPRE/PALL
DQM, DQMU/DQML
Command WRIT VPRE/PALL
DQM. DQMU/DQML
Din in A0 / in A1
t <sub>DPL</sub>

**Burst Length = 4** (To stop write operation)

**Burst Length = 4** (To write all data)




#### Bank active command interval:


1. Same bank: The interval between the two bank-active commands must be no less than  $t_{RC}$ .

**2. In the case of different bank-active commands:** The interval between the two bank-active commands must be no less than  $t_{RRD}$ .


#### Bank Active to Bank Active for Same Bank



#### Bank Active to Bank Active for Different Bank



Mode register set to Bank-active command interval: The interval between setting the mode register and executing a bank-active command must be no less than  $l_{RSA}$ .




### DQM Control

The DQMU and DQML mask the upper and lower bytes of the DQ data, respectively. The timing of DQMU/DQML is different during reading and writing.


**Reading:** When data is read, the output buffer can be controlled by DQM, DQMU/DQML. By setting DQM, DQMU/DQML to Low, the output buffer becomes Low-Z, enabling data output. By setting DQM, DQMU/DQML to High, the output buffer becomes High-Z, and the corresponding data is not output. However, internal reading operations continue. The latency of DQM, DQMU/DQML during reading is 2 clocks.

**Writing:** Input data can be masked by DQM, DQMU/DQML. By setting DQM, DQMU/DQML to Low, data can be written. In addition, when DQM, DQMU/DQML is set to High, the corresponding data is not written, and the previous data is held. The latency of DQM, DQMU/DQML during writing is 0 clock.

### Reading



Writing



#### Refresh

**Auto-refresh:** All the banks must be precharged before executing an auto-refresh command. Since the auto-refresh command updates the internal counter every time it is executed and determines the banks and the ROW addresses to be refreshed, external address specification is not required. The refresh cycle is 4096 cycles/64 ms. (4096 cycles are required to refresh all the ROW addresses.) The output buffer becomes High-Z after auto-refresh start. In addition, since a precharge has been completed by an internal operation after the auto-refresh, an additional precharge operation by the precharge command is not required.

**Self-refresh:** After executing a self-refresh command, the self-refresh operation continues while CKE is held Low. During self-refresh operation, all ROW addresses are refreshed by the internal refresh timer. A self-refresh is terminated by a self-refresh exit command. Before and after self-refresh mode, execute auto-refresh to all refresh addresses in or within 64 ms period on the condition (1) and (2) below.

(1) Enter self-refresh mode within 15.6  $\mu$ s after either burst refresh or distributed refresh at equal interval to all refresh addresses are completed.

(2) Start burst refresh or distributed refresh at equal interval to all refresh addresses within 15.6  $\mu$ s after exiting from self-refresh mode.

#### Others

**Power-down mode:** The SDRAM enters power-down mode when CKE goes Low in the IDLE state. In power down mode, power consumption is suppressed by deactivating the input initial circuit. Power down mode continues while CKE is held Low. In addition, by setting CKE to High, the SDRAM exits from the power down mode, and command input is enabled from the next clock. In this mode, internal refresh is not performed.


**Clock suspend mode:** By driving CKE to Low during a bank-active or read/write operation, the SDRAM enters clock suspend mode. During clock suspend mode, external input signals are ignored and the internal state is maintained. When CKE is driven High, the SDRAM terminates clock suspend mode, and command input is enabled from the next clock. For details, refer to the "CKE Truth Table".

**Power-up sequence:** The SDRAM should be gone on the following sequence with power up.

The CLK, CKE,  $\overline{CS}$ , DQM, DQMU/DQML and DQ pins keep low till power stabilizes. The CLK pin is stabilized within 100 µs after power stabilizes before the following initialization sequence. The CKE and DQM, DQMU/DQML is driven to high between power stabilizes and the initialization sequence.

This SDRAM has  $V_{CC}$  clamp diodes for CLK, CKE,  $\overline{CS}$  DQM, DQMU/DQML and DQ pins. If these pins go high before power up, the large current flows from these pins to  $V_{CC}$  through the diodes.

**Initialization sequence:** When 200  $\mu$ s or more has past after the above power-up sequence, all banks must be precharged using the precharge command (PALL). After t<sub>RP</sub> delay, set 8 or more auto refresh commands (REF). Set the mode register set command (MRS) to initialize the mode register. We recommend that by keeping DQM, DQMU/DQML to High, the output buffer becomes High-Z during Initialization sequence, to avoid DQ bus contention on memory system formed with a number of device.



### **Absolute Maximum Ratings**

Symbol	Value	Unit	Note
V <sub>T</sub>	–0.5 to V <sub>cc</sub> + 0.5 (≤ 4.6 (max))	V	1
V <sub>cc</sub>	-0.5 to +4.6	V	1
lout	50	mA	
P <sub>T</sub>	1.0	W	
Topr	0 to +70	°C	
Tstg	-55 to +125	°C	
	V <sub>T</sub> V <sub>cc</sub> lout P <sub>T</sub> Topr	$V_{T}$ -0.5 to $V_{cc}$ + 0.5 ( $\leq$ 4.6 (max)) $V_{cc}$ -0.5 to +4.6           lout         50 $P_{T}$ 1.0           Topr         0 to +70	$V_{T}$ $-0.5 \text{ to } V_{cc} + 0.5$ $V$ $V_{cc}$ $-0.5 \text{ to } +4.6$ $V$ lout     50     mA $P_{T}$ 1.0 $W$ Topr     0 to +70     °C

Note: 1. Respect to V<sub>ss</sub>

### **DC Operating Conditions** (Ta = 0 to $+70^{\circ}$ C)

Parameter	Symbol	Min	Max	Unit	Notes
Supply voltage	$V_{cc}$ , $V_{cc}$ Q	3.0	3.6	V	1, 2
	$V_{ss}$ , $V_{ss}Q$	0	0	V	3
Input high voltage	V <sub>IH</sub>	2.0	V <sub>cc</sub> + 0.3	V	1, 4
Input low voltage	V <sub>IL</sub>	-0.3	0.8	V	1, 5

Notes: 1. All voltage referred to  $\rm V_{\rm ss}$ 

2. The supply voltage with all  $V_{\rm CC}$  and  $V_{\rm CC}Q$  pins must be on the same level.

3. The supply voltage with all  $V_{\mbox{\scriptsize SS}}$  and  $V_{\mbox{\scriptsize SS}}Q$  pins must be on the same level.

4.  $V_{IH}$  (max) =  $V_{CC}$  + 2.0 V for pulse width  $\leq$  3 ns at  $V_{CC}$ .


5.  $V_{IL}$  (min) =  $V_{CC} - 2.0$  V for pulse width  $\leq 3$  ns at  $V_{SS}$ .

# $V_{IL}/V_{IH}$ Clamp

This SDRAM has  $V_{\rm IL}$  and  $V_{\rm IH}$  clamp for CLK, CKE,  $\overline{\text{CS}},$  DQM and IO pins.


### Minimum $V_{IL}$ Clamp Current

V <sub>IL</sub> (V)	l (mA)
-2 -1.8 -1.6 -1.4	-32
-1.8	-25
-1.6	-19
-1.4	-13
-1.2	-8
-1	-4
-0.9 -0.8 -0.6 -0.4	-2
-0.8	-0.6
-0.6	0
-0.4	0
-0.2	0
0	0



V <sub>IH</sub> (V)	l (mA)
V <sub>cc</sub> + 2	10
V <sub>cc</sub> + 1.8	8
V <sub>cc</sub> + 1.6	5.5
V <sub>cc</sub> + 1.4	3.5
V <sub>cc</sub> + 1.2	1.5
V <sub>cc</sub> + 1	0.3
V <sub>cc</sub> + 0.8	0
V <sub>cc</sub> + 0.6	0
V <sub>cc</sub> + 0.4	0
V <sub>cc</sub> + 0.2	0
V <sub>cc</sub> + 0	0


Minimum  $V_{IH}$  Clamp Current (referred to  $V_{CC}$ )



# $\mathbf{I}_{\mathrm{OL}}/\mathbf{I}_{\mathrm{OH}}$ Characteristics


**Output Low Current** (I<sub>DL</sub>)

	I <sub>oL</sub>	I <sub>oL</sub>
Vout (V)	Min (mA)	Max (mA)
0	0	0
0.4	27	71
0.65	41	108
0.85	51	134
1	58	151
1.4	70	188
1.5	72	194
1.65	75	203
1.8	77	209
1.95	77	212
3	80	220
3.45	81	223



	I <sub>он</sub>	I <sub>он</sub>	
Vout (V)	Min (mA)	Max (mA)	
3.45		-3	
3.3	_	-28	
3	0	-75	
2.6	-21	-130	
2.4	-34	-154	
2	-59	-197	
1.8	-67	-227	
1.65	-73	-248	
1.5	-78	-270	
1.4	-81	-285	
1	-89	-345	
0	-93	-503	

**Output High Current** (I<sub>OH</sub>) (Ta = 0 to 70°C, V<sub>CC</sub>, V<sub>CC</sub>Q = 3.0 V to 3.45 V, V<sub>SS</sub>, V<sub>SS</sub>Q = 0 V)



# **DC Characteristics** (Ta = 0 to 70°C, $V_{cc}$ , $V_{cc}Q = 3.3 V \pm 0.3 V$ , $V_{ss}$ , $V_{ss}Q = 0 V$ ) (HM5264165)

		HM5264	165			
		-B60				
Parameter	Symbol	Min	Max	Unit	Test conditions	Notes
Operating current $(\overline{CAS} \text{ latency} = 2)$	I <sub>CC1</sub>	_	95	mA	Burst length = 1 $t_{RC} = min$	1, 2, 3
$(\overline{CAS}   atency = 3)$	I <sub>CC1</sub>		100	mA		
Standby current in power down	I <sub>CC2P</sub>		3	mA	$CKE = V_{IL}$ , $t_{CK} = 12 \text{ ns}$	6
Standby current in power down (input signal stable)	I <sub>CC2PS</sub>		2	mA	$CKE = V_{_{IL}},  t_{_{CK}} = \infty$	7
Standby current in non power dow	n I <sub>cc2N</sub>		20	mA	CKE, $\overline{CS} = V_{IH}$ , t <sub>CK</sub> = 12 ns	4
Standby current in non power dow (input signal stable)	n I <sub>cc2NS</sub>	—	9	mA	$CKE = V_{IH},  t_{CK} = \infty$	9
Active standby current in power down	I <sub>CC3P</sub>		6	mA	$CKE = V_{IL}, t_{CK} = 12 \text{ ns}$	1, 2, 6
Active standby current in power down (input signal stable)	I <sub>CC3PS</sub>	_	5	mA	$CKE = V_{_{IL}},  t_{_{CK}} = \infty$	2, 7
Active standby current in non power down	I <sub>CC3N</sub>	—	30	mA	CKE, $\overline{CS} = V_{IH}$ , $t_{CK} = 12 \text{ ns}$	1, 2, 4
Active standby current in non power down (input signal stable)	I <sub>CC3NS</sub>	_	20	mA	$CKE = V_{IH},  t_{CK} = \infty$	2, 9
Burst operating current						
$\overline{(CAS)}$ latency = 2)	I <sub>CC4</sub>	_	120	mA	$t_{c\kappa} = min, BL = 4$	1, 2, 5
$(\overline{CAS}   atency = 3)$	I <sub>CC4</sub>	_	165	mA		
Refresh current	I <sub>CC5</sub>	_	140	mA	$t_{RC} = min$	3
Self refresh current	I <sub>CC6</sub>	—	1	mA	$\begin{array}{l} V_{\text{IH}} \geq V_{\text{CC}} - 0.2 \ V \\ V_{\text{IL}} \leq 0.2 \ V \end{array}$	8
Self refresh current (L-version)	I <sub>CC6</sub>		400	μA		
Input leakage current	I	-1	1	μA	$0 \le Vin \le V_{cc}$	
Output leakage current	ILO	-1.5	1.5	μA	$0 \le Vout \le V_{cc}$ DQ = disable	
Output high voltage	V <sub>OH</sub>	2.4	_	V	I <sub>он</sub> = –4 mA	
Output low voltage	V <sub>oL</sub>		0.4	V	$I_{OL} = 4 \text{ mA}$	

# **DC Characteristics** (Ta = 0 to 70°C, $V_{CC}$ , $V_{CC}Q = 3.3 V \pm 0.3 V$ , $V_{SS}$ , $V_{SS}Q = 0 V$ ) (HM5264805)

		HM5264	805			
		-B60				
Parameter	Symbol	Min	Max	Unit	Test conditions	Notes
Operating current $(\overline{CAS}   atency = 2)$	I <sub>cc1</sub>	_	85	mA	Burst length = 1 $t_{RC} = min$	1, 2, 3
$(\overline{CAS}   atency = 3)$	I <sub>CC1</sub>		90	mA		
Standby current in power down	I <sub>CC2P</sub>		3	mA	$CKE = V_{IL}, t_{CK} = 12 \text{ ns}$	6
Standby current in power down (input signal stable)	I <sub>CC2PS</sub>		2	mA	$CKE = V_{IL},  t_{CK} = \infty$	7
Standby current in non power down	I <sub>CC2N</sub>		20	mA	CKE, $\overline{CS} = V_{IH}$ , $t_{CK} = 12 \text{ ns}$	4
Standby current in non power down (input signal stable)	I <sub>CC2NS</sub>		9	mA	$CKE = V_{IH},  t_{CK} = \infty$	9
Active standby current in power down	I <sub>CC3P</sub>		6	mA	$CKE = V_{IL}, t_{CK} = 12 \text{ ns}$	1, 2, 6
Active standby current in power down (input signal stable)	I <sub>CC3PS</sub>	_	5	mA	$CKE = V_{IL},  t_{CK} = \infty$	2, 7
Active standby current in non power down	I <sub>CC3N</sub>	_	30	mA	CKE, $\overline{CS} = V_{H}$ , $t_{CK} = 12 \text{ ns}$	1, 2, 4
Active standby current in non power down (input signal stable)	I <sub>CC3NS</sub>	_	20	mA	$CKE = V_{IH},  t_{CK} = \infty$	2, 9
Burst operating current $(\overline{CAS}   atency = 2)$	I <sub>CC4</sub>	_	110	mA	$t_{CK} = min, BL = 4$	1, 2, 5
$(\overline{CAS}   atency = 3)$	I <sub>CC4</sub>	—	145	mA		
Refresh current	I <sub>CC5</sub>	—	140	mA	t <sub>RC</sub> = min	3
Self refresh current	I <sub>CC6</sub>	_	1	mA	$\begin{array}{l} V_{\text{IH}} \geq V_{\text{CC}} - 0.2 \ V \\ V_{\text{IL}} \leq 0.2 \ V \end{array}$	8
Self refresh current (L-version)	I <sub>CC6</sub>		400	μA	_	
Input leakage current	I <sub>LI</sub>	-1	1	μA	$0 \le Vin \le V_{CC}$	
Output leakage current	I <sub>LO</sub>	-1.5	1.5	μA	$0 \le Vout \le V_{CC}$ DQ = disable	
Output high voltage	V <sub>OH</sub>	2.4		V	I <sub>OH</sub> = -4 mA	
Output low voltage	V <sub>OL</sub>		0.4	V	$I_{OL} = 4 \text{ mA}$	

# **DC Characteristics** (Ta = 0 to 70°C, $V_{cc}$ , $V_{cc}Q = 3.3 V \pm 0.3 V$ , $V_{ss}$ , $V_{ss}Q = 0 V$ ) (HM5264405)

		HM5264	405				
		-B60					
Parameter	Symbol	Min	Max	Unit	Test conditions	Notes	
Operating current					Burst length = 1	1, 2, 3	
$\overline{(CAS)}$ latency = 2)	I <sub>CC1</sub>		85	mA	_t <sub>RC</sub> = min		
$(\overline{CAS}   atency = 3)$	I <sub>CC1</sub>	_	90	mA			
Standby current in power down	I <sub>CC2P</sub>	_	3	mA	$CKE = V_{IL}, t_{CK} = 12 \text{ ns}$	6	
Standby current in power down (input signal stable)	I <sub>CC2PS</sub>	_	2	mA	$CKE=V_{IL},t_{CK}=\infty$	7	
Standby current in non power down	I <sub>CC2N</sub>		20	mA	CKE, $\overline{CS} = V_{IH}$ , $t_{CK} = 12 \text{ ns}$	4	
Standby current in non power down (input signal stable)	I <sub>CC2NS</sub>	_	9	mA	$CKE = V_{IH}, \ t_{CK} = \infty$	9	
Active standby current in power down	I <sub>CC3P</sub>	_	6	mA	$CKE = V_{IL}, t_{CK} = 12 \text{ ns}$	1, 2, 6	
Active standby current in power down (input signal stable)	I <sub>CC3PS</sub>	—	5	mA	$CKE = V_{_{IL}},  t_{_{CK}} = \infty$	2, 7	
Active standby current in non power down	I <sub>CC3N</sub>	—	30	mA	CKE, $\overline{CS} = V_{IH}$ , t <sub>CK</sub> = 12 ns	1, 2, 4	
Active standby current in non power down (input signal stable)	I <sub>CC3NS</sub>	—	20	mA	$CKE = V_{IH},  t_{CK} = \infty$	2, 9	
Burst operating current							
$(\overline{CAS}   atency = 2)$	I <sub>CC4</sub>	_	100	mA	$t_{c\kappa} = min, BL = 4$	1, 2, 5	
$(\overline{CAS}   atency = 3)$	I <sub>CC4</sub>		135	mA			
Refresh current	I <sub>CC5</sub>	_	140	mA	t <sub>RC</sub> = min	3	
Self refresh current	I <sub>CC6</sub>	—	1	mA	$\begin{array}{l} V_{\text{IH}} \geq V_{\text{CC}} - 0.2 \ V \\ V_{\text{IL}} \leq 0.2 \ V \end{array}$	8	
Self refresh current (L-version)	I <sub>CC6</sub>	_	400	μA	_		
Input leakage current	I <sub>LI</sub>	-1	1	μA	$0 \le Vin \le V_{cc}$		
Output leakage current	I <sub>LO</sub>	-1.5	1.5	μΑ	$0 \le Vout \le V_{cc}$ DQ = disable		
Output high voltage	V <sub>OH</sub>	2.4	_	V	I <sub>он</sub> = –4 mA		
Output low voltage	V <sub>OL</sub>		0.4	V	$I_{OL} = 4 \text{ mA}$		

Notes: 1.  $I_{cc}$  depends on output load condition when the device is selected.  $I_{cc}$  (max) is specified at the output open condition.

- 2. One bank operation.
- 3. Input signals are changed once per one clock.
- 4. Input signals are changed once per two clocks.
- 5. Input signals are changed once per four clocks.
- 6. After power down mode, CLK operating current.
- 7. After power down mode, no CLK operating current.
- 8. After self refresh mode set, self refresh current.
- 9. Input signals are  $V_{IH}$  or  $V_{IL}$  fixed.

### **Capacitance** (Ta = 25°C, $V_{cc}$ , $V_{cc}Q = 3.3 V \pm 0.3 V$ )

Parameter	Symbol	Min	Max	Unit	Notes
Input capacitance (CLK)	C <sub>I1</sub>	2.5	4	pF	1, 2, 4
Input capacitance (Input)	C <sub>I2</sub>	2.5	5	pF	1, 2, 4
Output capacitance (DQ)	Co	4	6.5	pF	1, 2, 3, 4

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. Measurement condition: f = 1 MHz, 1.4 V bias, 200 mV swing.

3. DQM, DQMU/DQML =  $V_{IH}$  to disable Dout.

4. This parameter is sampled and not 100% tested.

# AC Characteristics (Ta = 0 to 70°C, $V_{CC}$ , $V_{CC}Q = 3.3 V \pm 0.3 V$ , $V_{SS}$ , $V_{SS}Q = 0 V$ )

			HM5264165/ HM5264805/ HM5264405			
			-B60			
Parameter	-	PC/100 Symbol	Min	Max	Unit	Notes
System clock cycle time $(\overline{CAS} \text{ latency} = 2)$	t <sub>ск</sub>	Tclk	15	_	ns	1
$(\overline{CAS}   atency = 3)$	t <sub>ск</sub>	Tclk	10		ns	
CLK high pulse width	t <sub>CKH</sub>	Tch	3		ns	1
CLK low pulse width	t <sub>CKL</sub>	Tcl	3		ns	1
Access time from CLK $(\overline{CAS} \text{ latency} = 2)$	t <sub>AC</sub>	Тас		8	ns	1, 2
$(\overline{CAS}   atency = 3)$	t <sub>AC</sub>	Тас	_	6	ns	
Data-out hold time	t <sub>oH</sub>	Toh	3		ns	1, 2
CLK to Data-out low impedance	t <sub>LZ</sub>		2		ns	1, 2, 3
$\frac{\text{CLK to Data-out high impedance}}{(\overline{\text{CAS}} \text{ latency} = 2, 3)}$	t <sub>HZ</sub>			6	ns	1, 4
Input setup time	$t_{AS}, t_{CS}, t_{DS}, t_{CS}, t_{DS}, t_{CES}$	Tsi	2	_	ns	1, 5, 6
CKE setup time for power down exit	t <sub>CESP</sub>	Tpde	2		ns	1
Input hold time	$t_{AH}, t_{CH}, t_{DH}, t_{CH}, t_{DH}, t_{CEH}$	Thi	1	_	ns	1, 6
Ref/Active to Ref/Active command period	t <sub>RC</sub>	Trc	70		ns	1
Active to Precharge command period	t <sub>RAS</sub>	Tras	50	120000	ns	1
Active command to column command (same bank)	t <sub>RCD</sub>	Trcd	20		ns	1
Precharge to active command period	t <sub>RP</sub>	Trp	20	_	ns	1
Write recovery or data-in to precharge lead time	t <sub>DPL</sub>	Tdpl	15	_	ns	1
Active (a) to Active (b) command period	t <sub>RRD</sub>	Trrd	20		ns	1
Transition time (rise to fall)	t <sub>T</sub>		1	5	ns	
Refresh period	t <sub>REF</sub>		_	64	ms	


Notes: 1. AC measurement assumes  $t_T = 1$  ns. Reference level for timing of input signals is 1.5 V.

- 2. Access time is measured at 1.5 V. Load condition is CL = 50 pF.
- 3.  $t_{LZ}$  (max) defines the time at which the outputs achieves the low impedance state.
- 4. t<sub>HZ</sub> (max) defines the time at which the outputs achieves the high impedance state.
- 5.  $t_{\text{CES}}$  define CKE setup time to CLK rising edge except power down exit command.
- 6.  $t_{AS}/t_{AH}$ : Address  $t_{CS}/t_{CH}$ :  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , DQM, DQMU/DQML  $t_{DS}/t_{DH}$ : Data-in  $t_{CS}/t_{CH}$ : CKE

#### **Test Conditions**

Input and output timing reference levels: 1.5 V

• Input waveform and output load: See following figures



### **Relationship Between Frequency and Minimum Latency**

			HM5264165/ HM5264805/ HM5264405			
Parameter			-B60			
Frequency (MHz)			100	66		
t <sub>ск</sub> (ns)	HITACHI Symbol	PC/100 Symbol	10	15	Notes	
Active command to column command (same bank)	I <sub>RCD</sub>		2	2	1	
Active command to active command (same bank)	I <sub>RC</sub>		7	6	= [I <sub>RAS</sub> + I <sub>RP</sub> ] 1	
Active command to precharge command (same bank)	I <sub>RAS</sub>		5	4	1	
Precharge command to active command (same bank)	I <sub>RP</sub>		2	2	1	
Write recovery or data-in to precharge command (same bank)	I <sub>DPL</sub>	Tdpl	2	1	1	
Active command to active command (different bank)	I <sub>RRD</sub>		2	2	1	
Self refresh exit time	I <sub>SREX</sub>	Tsrx	1	1	2	
Last data in to active command (Auto precharge, same bank)	I <sub>APW</sub>	Tdal	4	3	$= [I_{DPL} + I_{RP}]$	
Self refresh exit to command input	I <sub>SEC</sub>		7	6	= [I <sub>RC</sub> ] 3	
Precharge command to high impedance $(\overline{CAS}   atency = 2)$	I <sub>HZP</sub>	Troh		2		
$(\overline{CAS}   atency = 3)$	I <sub>HZP</sub>	Troh	3	3		
Last data out to active command (auto precharge) (same bank)	I <sub>APR</sub>		1	1		
Last data out to precharge (early precharge) (CAS latency = 2)	I <sub>EP</sub>		_	-1		
$(\overline{CAS}   atency = 3)$	I <sub>EP</sub>		-2	-2		
Column command to column command	I <sub>CCD</sub>	Tccd	1	1		
Write command to data in latency	I <sub>WCD</sub>	Tdwd	0	0		
DQM to data in	I <sub>DID</sub>	Tdqm	0	0		
DQM to data out	I <sub>DOD</sub>	Tdqz	2	2		
CKE to CLK disable	I <sub>CLE</sub>	Tcke	1	1		
Register set to active command	I <sub>RSA</sub>	Tmrd	1	1		

			HM5264165/ HM5264805/ HM5264405 -B60		
Parameter					
Frequency (MHz)			100	66	
t <sub>ск</sub> (ns)	HITACHI Symbol	PC/100 Symbol	10	15	Notes
CS to command disable	I <sub>CDD</sub>		0	0	
Power down exit to command input	IPEC		1	1	
Burst stop to output valid data hold (CAS latency = 2)	I <sub>BSR</sub>		_	1	
$(\overline{CAS}   atency = 3)$	I <sub>BSR</sub>		2	2	
Burst stop to output high impedance (CAS latency = 2)	I <sub>BSH</sub>			2	
$(\overline{CAS}   atency = 3)$	I <sub>BSH</sub>		3	3	
Burst stop to write data ignore	I <sub>BSW</sub>		0	0	


Notes: 1.  $I_{RCD}$  to  $I_{RRD}$  are recommended value.

2. Be valid [DSEL] or [NOP] at next command of self refresh exit.


3. Except [DSEL] and [NOP]

## **Timing Waveforms**


### **Read Cycle**




### Write Cycle




#### Mode Register Set Cycle




#### Read Cycle/Write Cycle




#### **Read/Single Write Cycle**




#### **Read/Burst Write Cycle**




### Full Page Read/Write Cycle




#### **Auto Refresh Cycle**




### Self Refresh Cycle




#### **Clock Suspend Mode**



#### **Power Down Mode**




#### **Initialization Sequence**



### **Package Dimensions**

### HM5264165TT/HM5264805TT/HM5264405TT Series (TTP-54D)



### Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

# HITACHI

### Hitachi, Ltd.

Semiconductor & IC Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL NorthAmerica Europe Asia (Singapore) Asia (Taiwan) Asia (HongKong) http://www.hitachi.com/ http://www.hitachi-eu.com/hel/ecg http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD\_Frame.htm http://www.hitachi.com.hk/eng/bo/grp3/index.htm http://www.hitachi.co.io/Sicd/indx.htm

#### For further information write to: Hitachi Semiconductor Hitachi Europe GmbH

Hitachi Semiconductor (America) Inc. 2000 Sierra Point Parkway Brisbane, CA 94005-1897 Tel: <1> (800) 285-1601 Fax: <1> (303) 297-0447

Japan

Electronic components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322 Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180 Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.

### **Revision Record**

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	Nov. 7, 1997	Initial issue	S. Kawano	S. Ishikawa
0.1	Dec. 5, 1997	Function Truth Table Addition of notes4 and 5 Mode Register Configuration Addition of description for A7 Operation of HM5264165, HM5264805, HM5264405 Series Addition of figures and description for Command interval: Read with auto precharge to read command interval, Write with auto precharge to write command interval, Read with auto precharge to write command interval, Write with auto precharge to read command interval DC Characteristics $I_{CC6}$ max: $-/2$ mA to $-/1$ mA $I_{L1}$ min: $-10 \mu$ A to $-1 \mu$ A $I_{L2}$ min: $-10 \mu$ A to $-1.5 \mu$ A $I_{L0}$ max: $10 \mu$ A to $1.5 \mu$ A $V_{OH}$ test condition: $I_{OH} = -2$ mA to $-4$ mA $V_{OL}$ test condition: $I_{OL} = 2$ mA to 4 mA Addition of notes5 Capacitance: Addition of notes2 DC Characteristics: Change of notes1	M. Sakamoto	S. Ishikawa
0.2	Jan. 15, 1998	Change of description for Power-up sequence Timing Waveforms: Change of title Power up sequence to Initialization sequence	M. Sakamoto	Y. Matsuno
1.0	Jun. 25, 1998	Change of word: cycle to clock : A12/A13 to BS (In figures and timing) Pin Function Change of description for CKE and DQM, DQMU/DQML Command Truth Table Change of description for Burst stop in full page Unification of description for DQM Truth Table Function Truth Table: Addition of notes6 Auto Precharge: Change of figure for Burst read Command Interval Change of figures for Auto precharge WRITE to READ command interval(1) and (2) Change of description for Read with auto precharge to Write command interval, Write with auto precharge to Read command interval Read command to Precharge command interval: To output all data Change of description for Self-refresh, Power-up sequence and Initialization sequence Change of figures for Power-up sequence	A. Kumata	K. Hayakawa

Rev.	Date	Contents of Modification	Drawn by	Approved by
1.0	Jun. 25, 1998	Recommended DC Operating Conditions Change of title: to DC Operating Conditions Addition of notes2 and 6 DC Characteristics $I_{cc6}$ (L-version) max: TBD to 400 $\mu$ A Relationship Between Frequency and Minimum Latency Change of notes2 and Addition of notes3 Timing Waveforms Change of Read/Single Write Cycle and Read/Burst Write Cycle	A. Kumata	K. Hayakawa
2.0	Oct. 20, 1998	Correct errors: Description (HM5264805 organization) and Relationship Between Frequency and Minimum Latency table head title DC Operating Conditions Change of notes4 to notes5		