
Features

- Advanced Programmable Logic Device High Gate Utilization
- Pin-Compatible with Atmel's ATV5000
- Flexible Interconnect Architecture Similar to ATV5000 with More Emphasis on Universal Routing
- Flexible Logic Cells 128 Flip-Flops and 52 Latches
- Multiple Flip-Flop Types Synchronous or Asynchronous Registers
- High Speed 50 MHz Operation
- Complete Third Party Software Support
 No Placement, Routing or Layout Software Required
- Proven and Reliable High Speed CMOS EPROM Process 2000 V ESD Protection
- 200 mA Latchup immunity
- Reprogrammable Tested 100% for Programmability
- Commercial, Industrial and Military Temperature Grades

Block Diagram



Description


The Atmel V5100 is an easy to use, high density programmable logic device. Its simple, regular architecture translates into increased utilization and high performance. Additional universal routing simplifies design fitting.

The ATV5100 has one programmable combinatorial logic array. This guarantees easy interconnection of and uniform performance from all nodes. "Sum terms", which are easy to use groupings of AND-OR gates, provide combinatorial logic blocks. Sum terms can be wire-OR'd together to integrate larger logic blocks. To expand the levels of logic, buried sum terms

continued on next page

Chip Carrier Pin Configuration

Pin Name	Function
IN	Logic and Clock Inputs
Pins 2,32,36,66	Input/Register Clocks 1-4
Pins 1,34,35,68	input/Latch Clocks 1-4
1/0	Bidirectional Buffers
vcc	+5 V Supply





High Density UV Erasable Programmable Logic Device



Description (Continued)

feed back into the logic array. The 52 I/O pins can each be driven by a register or a sum term. Each I/O pin has an individually enabled input latch.

All 128 registers are configurable as D- or T-types without using extra logic gates. Individual sum terms, asynchronous presets, resets and clocks give each flip-flop added flexibility. A direct

"clock from pin" option guarantees synchronization and fast clock to output performance.

Standard, off-the-shelf third-party software tools and programmers support the ATV5100. This minimizes start-up investment and improves product support.

Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0 V to +7.0 V ¹
Voltage on Input Pins with Respect to Ground During Programming2.0 V to +14.0 V ¹
Programming Voltage with Respect to Ground2.0 V to +14.0 V ¹
Integrated UV Erase Dose 7258 W-sec/cm ²

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

 Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC}+0.75 V dc which may overshoot to +7.0 V for pulses of less than 20 ns.

Functional Logic Diagram Description

There are 52 identical input/ouput logic cells and 24 identical buried logic cells in the ATV5100. Each I/O cell has two flipflops, up to three sum terms, individual clock, reset, and preset terms per flip-flop, and one output enable term. Independent of output configuration, all flip-flops are always usable, and have at least four product term inputs each.

Each I/O pin (52 total) signal or its latched version drives the logic array. There is one latch clock per quadrant.

The ATV5100 has four identical quadrants (see Figure 2). The universal bus routes true and false signals from each of the 52 I/O pins to all four quadrants. Regional buses route each quadrant's flip-flop Q and \overline{Q} locally. The eight input-only pins are available in all four regional buses.

Each logic cell has a number of "regional" and "universal" product terms (see Figure 1). The I/O logic cells contain three sum terms, two flip-flops, and an I/O buffer.

The buried logic cells each contain one flip-flop. In addition, in each buried logic cell the sum term can drive the regional bus. This allows for logic expansion.

Serial register preload and observability simplify testing. All registers automatically clear at power up.

Quadrant Functional Logic Diagram ATV5100




Figure 1

ATV5100/L

D.C. and A.C. Operating Range

		ATV5100-25	ATV5100/L-30	ATV5100/L-35
Onesatina	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
	Mil.	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
Vcc Power Supply		5 V ± 10%	5 V ± 10%	5 V ± 10%

ATV5100 Block Diagram




Figure 2



Quadrant Logic Diagram and Description

The ATV5100 has: four identical quadrants, 52 identical input/output logic cells, and 24 identical buried logic cells. The universal bus routes true and false signals from each of the 52 I/O pins to all four quadrants. Regional buses route each quadrant's flip-flop Q and \overline{Q} locally. The eight input-only pins are available in every regional bus.

Each logic cell has a number of "regional" and "universal" product terms. The I/O logic cells contain three sum terms, two flipflops, and an I/O buffer. Sum term B has five product terms - three universal and two regional. Sum term A has four product terms - two universal and two regional. Sum term C has four product terms - three universal and one regional (see next page). Flip-flops Q1 and Q2 have universal clock and regional preset and reset product terms. There is one regional product term for the I/O pin output enable.


The buried logic cells each contain one flip-flop. The sum term has three universal product term and two regional product terms for a total of five. The flip-flop has a universal clock product term and regional asynchronous preset and reset product terms. In addition, each buried logic cell sum term can be fed back into the regional bus instead of the flip-flop. This allows for logic expansion.

Regional product terms have as inputs all quadrant flip-flop outputs (or buried flip-flop inputs) and the eight dedicated input pins. Universal product terms have the same inputs plus the 52 I/O pins and their complements.

Quadrant Clock Pin Assignments

Quadrant Number	Register Clock Pin	Latch Clock Pin
1	2	1
2	32	34
3	36	35
4	66	68

Quadrant Logic Diagram



Logic Cell Options


The ATV5100 logic cells contain most of the chip's logic options. The standard logic cell contains two flip-flops, three sum terms and three array inputs. The three sum terms can be combined to provide sum term options of four, five, nine, or 13 product terms. A combinatorial signal or the output of Q1 can be sent to the I/O cell.

The ATV5100 retains the ATV2500's ability to bury both registers in the I/O cell and still output a combinatorial signal (see Figure 8). A new feature, unique to the ATV5000 and ATV5100, is the ability to output Q1 and feedback the combinatorial term directly (see Figure 7). This high speed logic expansion term increases the devices flexibility and gate utilization.


Buried Logic Cells

Each quadrant has six buried logic cells (see Figure 4). Each cell contains one sum term with five product terms, a flip-flop, and individual preset, clear, and clock terms. A configuration bit selects either the Q output or the D input for feedback into the regional bus.


Buried Logic Cells



Clock Option



I/O Pin Logic



Logic Cell with Buried Sum Term and Register to I/O Cell

u R

R




Figure 7

Flip-Flop Clock Options

Each register may be connected to its regional clock to provide fast clock-to-output timing (see Figure 5). In this "synchronous" mode, the clock is one of four input pins, a unique clock pin for each chip quadrant. One product term defines each flip-flop's clock in the "asynchronous" mode.

In the "synchronous" mode, the regional clock is ANDed with the product term. This provides the fast timing of a synchronous clock with the local control of the product term.

I/O Pin Latches

Each I/O pin of the ATV5100 has an input latch which can be individually enabled or disabled (see Figure 6). Each chip quadrant has a unique latch clock. When the latch is inactive, pin input flows directly into the array. When activated, the latch is flow-through when the clock signal is low, and data is captured on the clock's rising edge.

Flip-Flop Types

Each flip-flop in the ATV5100 may be configured as either a Tor D-type flip-flop. A T-type flip-flop can also easily be configured into a JK or SR flip-flop.



Figure 6



Logic Cell, Two Buried Registers, Combinatorial to I/O Cell




Figure 8

Logic Cell with Combinable Sum Terms, Register to I/O Cell





Figure 9

D.C. Characteristics


Symbol	Parameter	Condition		Min	Тур	Max	Units
l _{Li}	Input Load Current	$V_{IN} = -0.1 \text{ V to V}_{CC}+1 \text{ V}$				10	μΑ
ILO	Output Leakage Current	V _{OUT} = -0.1 V to V _{CC} +0.1 V				10	μΑ
laa	Power Supply Current	Vcc = MAX, Vin = GND or	Com.		200	350	mA
Icc	ATV5100	Vcc Outputs Open	Ind.,Mil.		200	400	mA
laa	Power Supply Current	Vcc = MAX, Vin = GND or	Com.		20	40	mA
lcc	ATV5100L	Vcc Outputs Open	Ind.,Mil.		20	50	mA
lana	Clocked Power Supply	f = 1 MHz, V _{CC} = MAX	Com.		30	50	mA
	Current, ATV5100L Only	Outputs Open	Ind.,Mil.		30	60	mA
los ⁽¹⁾	Output Short Circuit Current	V _{OUT} = 0.5 V				-90	mA
VIL	Input Low Voltage			-0.6		0.8	٧
ViH	Input High Voltage			2.0		Vcc+0.75	٧
VoL	Output Low Voltage	VIN = VIH or VIL, IOL = 8 mA Com,Ind; 6 mA Mil				0.5	٧
Vou	Output High Voltage	I _{OH} = -100 μA		Vcc-0.3			٧
Vон	Output High Voltage	I _{OH} = -4.0 mA		2.4			٧

Note: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 seconds.

A.C. Waveforms (1) Input Pin Clock



A.C. Waveforms (1) Product Term Clock



Notes: 1. Timing measurement reference is 1.5 V. Input AC driving levels are 0.0 V and 3.0 V, unless otherwise specified.

Register A.C. Characteristics, Input Pin Clock

		ATV5	100-25	ATV51	00/L-30	ATV5100/L-35			
Symbol	Parameter	Min	Мах	Min	Max	Min	Max	Units	
tcos	Clock to Output		15		20		25	ns	
tcrs	Clock to Feedback	0	9	0	12	0	15	ns	
tsis	Input Setup Time ⁽¹⁾	16		17		20		ns	
tsfs	Feedback Setup Time ⁽¹⁾	11		13		15		ns	
ths	Hold Time	0		0		0		ns	
tws	Clock Width	10		12		15		ns	
tps	Clock Period	20		25		30		ns	
FMAXS	Maximum Frequency (1/tps)		50		40		33	MHz	
tars	Asynchronous Reset/Preset Recovery Time	20		25		30		ns	

Note: 1. Add 3 ns for Universal Product Terms.

Register A.C. Characteristics, Product Term Clock


		ATV5100-25		ATV5100/L-30		ATV51	00/L-35		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	
tcoa	Clock to Output		25		30		35	ns	
tcfa	Clock to Feedback	7	20	10	25	12	27	ns	
tsia	Input Setup Time ⁽¹⁾	10		12		15		ns	
tsfa	Feedback Setup Time ⁽¹⁾	5		8		13		ns	
tha	Hold Time	8		10		12		ns	
twa	Clock Width	12		15		15		ns	
tpa	Clock Period	25		33		40		ns	
FMAXA	Maximum Frequency (1/tpa)		40		30		25	MHz	
tara	Asynchronous Reset/Preset Recovery Time	15		20		25		ns	

Note: 1. Add 3 ns for Universal Product Terms.





A.C. Waveforms (1)




Notes: 1. Timing measurement reference is 1.5 V. Input AC driving levels are 0.0 V and 3.0 V, unless otherwise specified.

A.C. Characteristics

		ATV5	100-25	ATV51	00/L-30	ATV51	00/L-35	
Symbol	Parameter	Min	Max	Min	Мах	Min	Max	Units
tPD1	Input to Non-Registered Output ⁽¹⁾		25		30		35	ns
tPD2	Feedback to Non-Registered Output ⁽¹⁾		20		25		30	ns
tррз	Input to Non-Registered Feedback ⁽¹⁾		20		25		30	ns
tpD4	Feedback to Non-Registered Feedback ⁽¹⁾		15		18		22	ns
tEA1	Input to Output Enable		30		35		40	ns
tER1	Input to Output Disable		30		35		40	ns
tEA2	Feedback to Output Enable		25		30		35	ns
tER2	Feedback to Output Disable		25		30		35	ns
ts	Input Latch Setup Time	5		6		7		ns
tH	Input Latch Hold Time	5		5		5		ns
tw	Clock Width	10		12		12		ns
tp	Clock Period	20		25		30		ns
FMAX	Maximum Frequency (1/tp)		50		40		33	MHz
taw	Asynchronous Reset/Preset Width	15		20		20		ns
tap	Asynchronous Reset/ Preset to Registered Output		30		35		40	ns
tapf	Asynchronous Reset/ Preset to Registered Feedback	•	25		30		35	ns

Note: 1. Add 3 ns for Universal Product Terms.


Input Test Waveforms and Measurement Levels



tR, tF < 5 ns (10% to 90%)

1-186

Output Test Load



ATV5100/L

Preload and Observability of Registers


The ATV5100's registers include circuity to load and unload them serially. This feature simplifies testing. Any state can be forced into the registers to control test sequencing, and all registers may be observed, independent of being buried. A V_{IH} level on the Data In pin will force the appropriate register high; a V_{IL} will force it low, independent of the polarity or other configuration bit settings.

The preload/observe state is entered by placing an 11-V to 14-V signal on pin 68 on the JLCC. When the clock (pin 1) is pulsed high, data (pin 2) is clocked serially through all registers in the device, as in the following table. All register contents are also

clocked out of the device on Pin 65 in FIFO fashion. If observability only is required, data out should be connected back to data in. If preload only is required, OE (pin 66) can be held high and data out (pin 65) will remain high impedance.

Any user contemplating the use of register preload/obervability is encouraged to contact Atmel's PLD applications department.

Note: All register clock terms or pins must be low prior to entering the preload/observe state, and low prior to leaving the preload/observe state. Pin 1 must be low prior to entering the preload/observe state.



tD_{MIN} = 100 ns tSP_{MIN} = 50 ns tHP_{MIN} = 50 ns tWPP_{MIN} = 100 ns tPR_{MIN} = 1000 ns tERP_{MAX} = 100 ns tEAP_{MAX} = 100 ns tCOP_{MAX} = 100 ns

Preload / Observe Register Scan Order


Quadrant	Pin							
Quadrant 1	Pin	4	5	6	•••	15	17	
	DIN -	→Q2 →Q1	\rightarrow B23 \rightarrow Q2 \rightarrow Q1	→Q2 →Q1	••• B18	→Q2 →Q1	→Q2 →Q1	→ (Quadrant 2)
Quadrant 2	Pin	18	19	21	22	***	31	
(Quadrant 1)→		Q2 →Q1	→Q2 →Q1 →B1	7 → Q2 → Q1	→Q2 →Q1	••• B12	. → Q2 → Q1	→ (Quadrant 3)
Quadrant 3	Pin	38	39	40	•••	49	51	
(Quadrant 2)→		Q2 →Q1	\rightarrow B11 \rightarrow Q2 \rightarrow Q1	→ Q2 → Q1	••• B6	→Q2 →Q1	→Q2 →Q1	→ (Quadrant 4)
Quadrant 4	Pin	52	53	55	56	•••	65	
(Quadrant 3)→		Q2 →Q1	\rightarrow Q2 \rightarrow Q1 \rightarrow B5	\rightarrow Q2 \rightarrow Q1	→Q2 →Q1	••• B0	→Q2 →Q1	→ Dout

Power Up Reset

The registers in the ATV5100 are designed to reset during power up. At a point delayed slightly from V_{CC} crossing 3.8 V, all registers will be reset to the low state. The output state will depend on the polarity of the output buffer.

This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how V_{CC} actually rises in the system, the following conditions are required:

- 1) The V_{CC} rise must be monotonic,
- 2) After reset occurs, all input and feedback setup times must be met before driving the clock term high, and
- 3) The signals from which the clock is derived must remain stable during tpg.




Parameter	Description	Min	Тур	Max	Units
tpn	Power-Up Reset Time		600	1000	ns





Design Flow Diagram



Using The ATV5100

The ATV5100's simple, regular architecture means that only simple logic compilers are required to configure the device. No layout or route and place are required. These software tools are readily available from companies such as Data I/O Corporation (AbelTM), Logical Devices (CuplTM), and ISDATA (LOGiCTM).

The first step in designing a device as complex as the ATV5100 is to partition your design into manageable blocks. These blocks are then allocated proportionally to each of the four quadrants of the ATV5100. Random gates can be described either with boolean equations (a behavioral description) or with a schematic editor. Truth table logic and state machines are best described behaviorially and entered with a text editor. The design is then combined into one ASCII file, which is then submitted to the logic compiler. Compilation, logic reduction, simulation, JEDEC file creation and documentation are then completed by all of the popular compilers.

Assignment of signals to pins or buried nodes as well as selecting the various options of the ATV5100 (such as register clocks and input latches) can be done manually in the design data base file, or an automatic fitter may be used.

A logic fitter assigns pins and nodes to make best use of the features in the ATV5100, and frees the designer from being required to learn all of the features of a complex device such as the ATV5100. For further information on fitters for the ATV5100, contact Atmel's EPLD applications department.

After correcting any syntax and logic errors discovered by the compiler, the JEDEC file is ready to download to an EPLD programmer. These are available from a number of manufacturers. Programmed devices are usually first tested in the programmer with your supplied test vectors. The next step is check out your "custom chip" in the target system. When this hardware debug step is complete, your system is ready to go— all in a matter of hours.

AbelTM, CuplTM and LOGiCTM may be trademarks of others.

Operating Modes

	68-Lead LCC										
Mode	1	2	36	34	68	66	Vcc (3,20,37,54)	I/O's	I/O Pin 65		
"PLD"	X ⁽¹⁾	Х	Х	×	Х	Х	5V	1/0	1/0		
Program	Vpp	.V _{IL}	VIL	ViH	ViH	Х	6V	ADD/DIN	ADD		
PGM Verify	Vpp	ViH	VIH	VIL	VIL	Х	6V	ADD/Dout	ADD		
PGM Inhibit	VPP	VIH	ViH	ViH	ViH	Х	6V	High Z	High Z		
Preload/Observe	7	DIN	х	Х	VH (2)	ŌE	5V	High Z	Dout		

Notes: 1. X can be VII. or VIII.

2. $V_H = 11.0 \text{ V}$ to 14.0 V

ATV5100/L •

ATV5100 PLCC/PGA Pin Assignments

PLCC Pin	PGA Pin	Name									
1	B6	IN	18	F2	1/0	35	K6	IN	52	F10	I/O
2	A6	IN	19	F1	I/O	36	L6	IN	53	F11	I/O
3	B5	VCC	20	G2	VCC	37	K7	VCC	54	E10	vcc
4	A5	1/0	21	G1	1/0	38	L7	1/0	55	E11	1/0
5	B4	I/O	22	H2	1/0	39	K8	I/O	56	D10	1/0
6	A 4	1/0	23	H1	1/0	40	L8	I/O	57	D11	1/0
7	В3	1/0	24	J2	1/0	41	K9	1/0	58	C10	1/0
8	АЗ	1/0	25	J1	1/0	42	L9	1/0	59	C11	1/0
9	A2	I/O	26	K1	I/O	43	L10	1/0	60	B11	1/0
10	B2	1/0	27	K2	1/0	44	K10	1/0	61	B10	1/0
11	B1	I/O	28	L2	I/O	45	K11	1/0	62	A10	1/0
12	C2	1/0	29	К3	I/O	46	J10	I/O	63	B9	1/0
13	C1	1/0	30	L3	I/Q	47	J11	1/0	64	A9	1/0
14	D2	1/0	31	K4	1/0	48	H10	1/0	65	B8	1/0
15	D1	1/0	32	L4	IN	49	H11	1/0	66	A8	IN
16	E2	GND	33	K5	GND	50	G10	GND	67	B7	GND
17	E1	I/O	34	L5	IN	51	G11	1/0	68	A7	IN

Pin Capacitance $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
Cin	6	8	pF	Vin = 0 V
Соит	8	12	pF	Vout = 0 V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the ATV5100 fuse patterns. Once programmed, all outputs appear programmed during verify. The security fuse should be programmed last (after verifying all other programmed bits), as its effect is immediate.

The security fuse also inhibits preload and observability.

Erasure Characteristics

The entire memory array of an ATV5100 is erased after exposure to ultraviolet light at a wavelength of 2537 Å. Complete erasure is assured after a minimum of 20 minutes exposure using $12,000~\mu\text{W/cm}^2$ intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable PLD which will be subjected to continuous fluorescent indoor lighting or sunlight.





Ordering Information

tpd (ns)	tcos (ns)	fmax (MHz)	Ordering Code	Package	Operation Range
25	15	50	ATV5100-25JC ATV5100-25KC ATV5100-25UC	68J 68KW 68UW	Commercial (0°C to 70°C)
			ATV5100-25KI ATV5100-25UI	68KW 68UW	Industrial (-40°C to 85°C)
			ATV5100-25KM ATV5100-25UM	68KW 68UW	Military (-55°C to 125°C)
30	30 20	40	ATV5100-30JC ATV5100-30KC ATV5100-30UC	68UW 68UW	Commercial (0°C to 70°C)
			ATV5100-30Kl ATV5100-30Ul	68KW 68UW	Industrial (-40°C to 85°C)
			ATV5100-30KM ATV5100-30UM	68KW 68UW	Military (-55°C to 125°C)
			ATV5100-30KM/883 ATV5100-30UM/883	68KW 68UW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
35	35 25	33	ATV5100-35JC ATV5100-35KC ATV5100-35UC	68J 68KW 68UW	Commercial (0°C to 70°C)
			ATV5100-35KI ATV5100-35UI	68KW 68UW	Industrial (-40°C to 85°C)
			ATV5100-35KM ATV5100-35UM	68KW 68UW	Military (-55°C to 125°C)
			ATV5100-35KM/883 ATV5100-35UM/883	68KW 68UW	Military/883C Class B, Fully Compliant (-55°C to 125°C)

Ordering Information

t _{PD} (ns)	tcos (ns)	fmax (MHz)	Ordering Code	Package	Operation Range
30	20	40	ATV5100L-30JC ATV5100L-30KC ATV5100L-30UC	68J 68KW 68UW	Commercial (0°C to 70°C)
35	25	33	ATV5100L-35JC ATV5100L-35KC ATV5100L-35UC	68J 68KW 68UW	Commercial (0°C to 70°C)
	-	ATV5100L-35KI ATV5100L-35UI	68KW 68UW	Industrial (-40°C to 85°C)	
			ATV5100L-35KM ATV5100L-35UM	68KW 68UW	Military (-55°C to 125°C)
			ATV5100L-35KM/883 ATV5100L-35UM/883	68KW 68UW	Military/883C Class B, Fully Compliant (-55°C to 125°C)

Package Type		
68J	68 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)	
68KW	68 Lead, Windowed, Ceramic J-Leaded Chip Carrier (JLCC)	
68UW	68 Pin, Windowed, Ceramic Pin Grid Array (PGA)	

