

## Features

- Incorporates the ARM7TDMI™ ARM® Thumb® Processor Core
  - High-performance 32-bit RISC Architecture
  - High-performance 32-bit ARM Instruction Set
  - High-density 16-bit Instruction Set
  - Leader in MIPS/Watt
  - Embedded ICE (In-Circuit Emulation)
- 136K Bytes Internal SRAM for Code and Data
  - Accessed via 32-bit Data Bus
  - Byte, Half Word and Word Read/Write
  - Single Clock Cycle Access, no Wait States
- Fully Programmable External Bus Interface (EBI)
  - Maximum External Address Space of 64M Bytes
  - Up to 8 Chip Selects with Individual Write Protection
  - Software Programmable 8/16-bit External Databus
- 8-level Priority, Individually Maskable, Vectored Interrupt Controller
  - 4 External Interrupts, including a High-priority Low-latency Interrupt Request
- 32 Programmable I/O Lines
- 3-channel 16-bit Timer/Counter
  - 3 External Clock Inputs
  - 2 Multi-purpose I/O Pins per Channel
- 2 USARTs
  - 2 Dedicated Peripheral Data Controller (PDC) Channels per USART
- Programmable Watchdog Timer
- Advanced Power Saving Features
  - CPU and peripherals can be deactivated individually
- Fully Static Operation: 0 Hz to 33 MHz
- 2.7V to 3.6V Operating Range
- Available in a 100-lead TQFP Package

## Description

The AT91R40807 is a member of the Atmel AT91 16/32-bit Microcontroller family which is based on the ARM7TDMI processor core. This processor has a high-performance 32-bit RISC architecture with a high-density 16-bit instruction set and very low power consumption. In addition, a large number of internally-banked registers result in very fast exception handling, making the device ideal for real-time control applications.

With 136K bytes of on-chip 32-bit SRAM for code and data, the AT91R40807 significantly enhances 32-bit data processing, and enables full exploitation of the high-performance 32-bit ARM instruction set. Together with the hardware multiplier and barrel shifter of the processor, the on-chip SRAM gives the AT91R40807 supplementary digital signal processing capabilities. In high-volume applications, 128K bytes of this SRAM can be replaced with ROM, offering a cost reduction and increased protection against illegal code copying.

The AT91R40807 has a direct connection to off-chip memory, including Flash, through the fully-programmable External Bus Interface. An eight-level priority vectored Interrupt Controller in conjunction with the Peripheral Data Controller improves the real-time performance of the device.

The device is manufactured using Atmel's high-density CMOS technology. By combining the ARM7TDMI microcontroller core with a large 32-bit on-chip SRAM and a wide range of peripheral functions on a monolithic chip, the Atmel AT91R40807 enables exceptional performance. The result is a power-efficient microcontroller that provides a flexible, cost-effective solution to many compute-intensive embedded control applications.




## AT91 ARM® Thumb® Microcontrollers

### AT91R40807 Summary



# Pin Configuration

Figure 1. AT91R40807 Pinout (Top View)




**Table 1.** AT91R40807 Pin Description

Module	Name	Function	Type	Active Level	Comments
EBI	A0-A23	Address Bus	Output	--	All valid after reset
	D0-D15	Data Bus	I/O	--	
	NCS0-NCS3	Chip Select	Output	low	
	CS4-CS7	Chip Select	Output	high	A23-A20 after reset
	NWR0	Lower Byte 0 Write Signal	Output	low	Used in Byte Write Option
	NWR1	Upper Byte 1 Write Signal	Output	low	Used in Byte Write Option
	NRD	Read Signal	Output	low	Used in Byte Write Option
	NWE	Write Enable	Output	low	Used in Byte Select Option
	NOE	Output Enable	Output	low	Used in Byte Select Option
	NUB	Upper Byte Select	Output	low	Used in Byte Select Option
	NLB	Lower Byte Select	Output	low	Used in Byte Select Option
	NWAIT	Wait Input	Input	low	
	BMS	Boot Mode Select	Input	--	Sampled during reset
AIC	FIQ	Fast Interrupt Request	Input	--	PIO controlled after reset
	IRQ0-IRQ2	External Interrupt Request	Input	--	PIO controlled after reset
Timer	TCLK0-TCLK2	Timer External Clock	Input	--	PIO controlled after reset
	TIOA0-TIOA2	Multipurpose Timer I/O pin A	I/O	--	PIO controlled after reset
	TIOB0-TIOB2	Multipurpose Timer I/O pin B	I/O	--	PIO controlled after reset
USART	SCK0-SCK1	External Serial Clock	I/O	--	PIO controlled after reset
	TXD0-TXD1	Transmit Data Output	Output	--	PIO controlled after reset
	RXD0-RXD1	Receive Data Input	Input	--	PIO controlled after reset
PIO	P0-P31	Parallel IO line	I/O	--	
WD	NWDOVF	Watchdog overflow	Output	low	Open drain
Clock	MCKI	Master Clock Input	Input	--	Schmidt trigger
	MCKO	Master Clock Output	Output	--	
Reset	NRST	Hardware Reset Input	Input	low	Schmidt trigger
	NTRI	Tristate Mode Select	Input	low	Sampled during reset
ICE	TMS	Test Mode Select	Input	--	Schmidt trigger, internal pull-up
	TDI	Test Data Input	Input	--	Schmidt trigger, internal pull-up
	TDO	Test Data Output	Output	--	
	TCK	Test Clock	Input	--	Schmidt trigger, internal pull-up
Power	VDD	Power	Power	--	
	GND	Ground	Ground	--	

# Block Diagram

Figure 2. AT91R40807 Block Diagram



## Architectural Overview

The AT91R40807 family is built around two main buses, the Advanced System Bus (ASB) and the Advanced Peripheral Bus (APB). The ASB is designed for maximum performance. It interfaces the processor with the on-chip 32-bit memories and the external memories and devices by means of the External Bus Interface (EBI). It enables single-cycle 32-bit access with no wait states to the 136K bytes of on-chip SRAM. The APB is designed for accesses to on-chip peripherals and is optimized for low power consumption. The AMBA Bridge provides an interface between the ASB and the APB.

An on-chip Peripheral Data Controller (PDC) transfers data between the on-chip USARTs and the on and off-chip memories without processor intervention. Most importantly, the PDC removes the processor interrupt handling overhead and significantly reduces the number of clock cycles required for a data transfer. It can transfer up to 64K contiguous bytes without reprogramming the starting address. As a result, the performance of the microcontroller is increased and the power consumption reduced.

The AT91R40807 peripherals are designed to be programmed with a minimum number of instructions. Each peripheral has a 16K-byte address space allocated in the upper 3M bytes of the 4G byte address space. Except for the interrupt controller, the peripheral base address is the lowest address of its memory space. The peripheral register set is composed of control, mode, data, status and interrupt registers.

To maximize the efficiency of bit manipulation, frequently written registers are mapped into three memory locations. The first address is used to set the individual register bits, the second resets the bits and the third address reads the

value stored in the register. A bit can be set or reset by writing a one to the corresponding position at the appropriate address. Writing a zero has no effect. Individual bits can thus be modified without having to use costly read-modify-write and complex bit manipulation instructions.

All of the external signals of the on-chip peripherals are under the control of the Parallel I/O controller. The PIO controller can be programmed to insert an input filter on each pin or generate an interrupt on a signal change. After reset, the user must carefully program the PIO Controller in order to define which peripheral signals are connected with off-chip logic.

The ARM7TDMI processor operates in little-endian mode in the AT91R40807 microcontroller. The processor's internal architecture and the ARM and Thumb instruction sets are described in the ARM7TDMI Datasheet.

The ARM Standard In-Circuit Emulation debug interface is supported via the ICE port of the AT91R40807 microcontroller (this is not a standard IEEE 1149.1 JTAG Boundary Scan interface).

## PDC: Peripheral Data Controller

The AT91R40807 has a 4-channel PDC dedicated to the two on-chip USARTs. One PDC channel is connected to the receiving channel and one to the transmitting channel of each USART.

The user interface of a PDC channel is integrated in the memory space of each USART channel. It contains a 32-bit address pointer register and a 16-bit byte count register. When the programmed number of bytes are transferred, an end of transfer interrupt is generated by the corresponding USART.

## Internal Memory

The AT91R40807 provides 136K bytes of single clock cycle access, 32-bit SRAM separated into two banks. The Von Neumann architecture of the ARM7TDMI core means that these memory blocks can be used for any combination of code and data.

The first bank of 8K bytes is mapped, after the remap command, at address 0x0. This bank enables dynamic vector handling of the ARM Thumb processor exceptions between addresses 0x0 and 0x1C. The rest of the bank can be used for stack allocation or data and program storage.

The second bank of 128K bytes is located at address 0x100000. As SRAM it offers the advantage of faster access time than other types of memory. Placing the SRAM on-chip, and using a 32-bit bus width maximizes the microcontroller performance, minimizes the system power consumption. The 32-bit bus enables the effective use of the full ARM instruction set, and the ability to process data that is wider than 16 bits, thus making optimal use of the ARM7TDMI advanced performance.

Being able to dynamically update application software in the 128K-byte SRAM adds an extra dimension to the AT91R40807. This SRAM bank can also be protected against accidental overwrite.

## EBI: External Bus Interface

The EBI generates the signals which control the access to the external memory or peripheral devices. The EBI is fully programmable and can address up to 64M bytes. It has eight chip selects and a 24-bit address bus, the upper four bits of which are multiplexed with a chip select.

The 16-bit data bus can be configured to interface with 8- or 16-bit external devices. Separate read and write control signals allow for direct memory and peripheral interfacing.

The EBI supports different access protocols allowing single clock cycle memory accesses.

The main features are:

- External Memory Mapping
- Up to 8 chip select lines
- Write protection bit for each chip select
- 8- or 16-bit data bus
- Byte write or byte select lines
- Remap of boot memory
- Two different read protocols
- Programmable wait state generation
- External wait request
- Programmable data float time

## AIC: Advanced Interrupt Controller

The AT91R40807 has an 8-level priority, individually maskable, vectored interrupt controller. This feature substantially reduces the software and real time overhead in handling internal and external interrupts.

The interrupt controller is connected to the NFIQ (fast interrupt request) and the NIRQ (standard interrupt request) inputs of the ARM7TDMI processor. The processor's NFIQ line can only be asserted by the external fast interrupt request input: FIQ. The NIRQ line can be asserted by the interrupts generated by the on-chip peripherals and the external interrupt request lines: IRQ0 to IRQ2.

An 8-level priority encoder allows the customer to define the priority between the different NIRQ interrupt sources.

Internal sources are programmed to be level sensitive or edge triggered. External sources can be programmed to be positive or negative edge triggered or high or low level sensitive.

## PIO: Parallel I/O Controller

The AT91R40807 has 32 programmable I/O lines. Six pins on the AT91R40807 are dedicated as general purpose I/O pins (P16, P17, P18, P19, P23 and P24). Other I/O lines are multiplexed with an external signal of a peripheral to optimize the use of available package pins. The PIO controller enables generation of an interrupt on input change and insertion of a simple input glitch filter on any of the PIO pins.

## USART: Universal Synchronous/Asynchronous Receiver/Transmitter

The AT91R40807 provides two identical, full-duplex, universal synchronous/asynchronous receiver/transmitters which are connected to the Peripheral Data Controller.

The main features are:

- Programmable Baud Rate Generator
- Parity, Framing and Overrun Error Detection
- Line Break Generation and Detection
- Automatic Echo, Local Loopback and Remote Loopback channel modes
- Multi-drop Mode: Address Detection and Generation
- Interrupt Generation
- Two Dedicated Peripheral Data Controller channels
- 5-, 6-, 7- and 8-bit character length

## **TC: Timer Counter**

The AT91R40807 features a Timer Counter block that includes three identical 16-bit timer counter channels. Each channel can be independently programmed to perform a wide range of functions including frequency measurement, event counting, interval measurement, pulse generation, delay timing and pulse width modulation.

Each Timer Counter channel has 3 external clock inputs, 5 internal clock inputs, and 2 multi-purpose input/output signals which can be configured by the user. Each channel drives an internal interrupt signal which can be programmed to generate processor interrupts via the AIC (Advanced Interrupt Controller).

The Timer Counter block has two global registers which act upon all three TC channels. The Block Control Register allows the three channels to be started simultaneously with the same instruction. The Block Mode Register defines the external clock inputs for each Timer Counter channel, allowing them to be chained.

## **WD: Watchdog Timer**

The AT91R40807 has an internal watchdog timer that can be used to prevent system lock-up if the software becomes trapped in a deadlock.

## **PS: Power Saving**

The AT91R40807 Power Saving module allows optimization of power consumption. It controls the system clocks and the peripheral clocks. Two sets of registers are mapped in the user interface in order to enable and disable these clocks. When the CPU clock is deactivated, the external data bus is tristated.

## **SF: Special Function**

The AT91R40807 provides registers that implement the following special functions.

- Chip identification
- RESET status
- Write protection for internal 128K byte memory

## **Emulation Functions**

### **Tristate Mode**

The AT91R40807 provides a Tristate Mode, which is used for debug purposes in order to connect an emulator probe to an application board.

### **ICE Debug Mode**

ARM Standard Embedded In Circuit Emulation is supported via the ICE port. It is connected to a host computer via an external ICE Interface.

In ICE Debug Mode the ARM core responds with a non-JTAG chip ID which identifies the core to the ICE system. This is not JTAG IEEE 1149.1 compliant.



## Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
33	2.7V to 3.6V	AT91R40807-33AC	TQFP 100	Commercial (0°C to 70°C)
		AT91R40807-33AI	TQFP 100	Industrial (-40°C to 85°C)



**Package Outline TQFP 100**

**100-lead, Thin (1.4 mm) Quad Flat Pack**

**Table 2.** Common Dimensions (mm)

Symbol	Min	Nom	Max
c	0.09		0.2
c1	0.09		0.16
L	0.45	0.6	0.75
L1	1.00 REF		
R2	0.08		0.2
R1	0.08		
S	0.2		
q	0°	3.5°	7°
θ1	0°		
θ2	11°	12°	13°
θ3	11°	12°	13°
A			1.6
A1	0.05		0.15
A2	1.35	1.4	1.45
<b>Tolerances of form and position</b>			
aaa		0.2	
bbb		0.2	

**Table 3.** Lead Count Dimensions

Pin Count	D/E BSC	D1/E1 BSC	b			b1			e BSC	ccc	ddd
			Min	Nom	Max	Min	Nom	Max			
100	16.0	14.0	0.17	0.22	0.27	0.17	0.2	0.23	0.50	0.10	0.06